About the Execution of LoLA for NoC3x3-PT-5A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.403 | 1226501.00 | 1234811.00 | 3498.50 | ??F????F?????FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353800620.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-5A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353800620
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 736K
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 12 07:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Apr 12 07:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 12 07:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 07:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 248K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-00
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-01
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-02
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-03
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-04
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-05
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-06
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-07
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-08
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-09
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-10
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-11
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-12
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-13
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-14
FORMULA_NAME NoC3x3-PT-5A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717090591773
FORMULA NoC3x3-PT-5A-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717091818274
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 56 (type CNST) for 53 NoC3x3-PT-5A-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type CNST) for NoC3x3-PT-5A-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-5A-LTLFireability-02
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NoC3x3-PT-5A-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 21 NoC3x3-PT-5A-LTLFireability-07
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 21 NoC3x3-PT-5A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for NoC3x3-PT-5A-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for NoC3x3-PT-5A-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 NoC3x3-PT-5A-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for NoC3x3-PT-5A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 NoC3x3-PT-5A-LTLFireability-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for NoC3x3-PT-5A-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 NoC3x3-PT-5A-LTLFireability-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for NoC3x3-PT-5A-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 4/299 9/2000 NoC3x3-PT-5A-LTLFireability-12 1260334 m, 252066 m/sec, 2251849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 9/299 17/2000 NoC3x3-PT-5A-LTLFireability-12 2337617 m, 215456 m/sec, 4560608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 14/299 23/2000 NoC3x3-PT-5A-LTLFireability-12 3308134 m, 194103 m/sec, 6813778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 19/299 30/2000 NoC3x3-PT-5A-LTLFireability-12 4213793 m, 181131 m/sec, 9029015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 24/299 36/2000 NoC3x3-PT-5A-LTLFireability-12 5093151 m, 175871 m/sec, 11226540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 29/299 41/2000 NoC3x3-PT-5A-LTLFireability-12 5936813 m, 168732 m/sec, 13396216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 34/299 47/2000 NoC3x3-PT-5A-LTLFireability-12 6762657 m, 165168 m/sec, 15547146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 39/299 53/2000 NoC3x3-PT-5A-LTLFireability-12 7567354 m, 160939 m/sec, 17676830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 44/299 58/2000 NoC3x3-PT-5A-LTLFireability-12 8355845 m, 157698 m/sec, 19795795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 49/299 64/2000 NoC3x3-PT-5A-LTLFireability-12 9129209 m, 154672 m/sec, 21916748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 54/299 69/2000 NoC3x3-PT-5A-LTLFireability-12 9894909 m, 153140 m/sec, 24031549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 59/299 74/2000 NoC3x3-PT-5A-LTLFireability-12 10641737 m, 149365 m/sec, 26111733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 64/299 79/2000 NoC3x3-PT-5A-LTLFireability-12 11383806 m, 148413 m/sec, 28209156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 69/299 84/2000 NoC3x3-PT-5A-LTLFireability-12 12120440 m, 147326 m/sec, 30295840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 74/299 89/2000 NoC3x3-PT-5A-LTLFireability-12 12842470 m, 144406 m/sec, 32370393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 79/299 94/2000 NoC3x3-PT-5A-LTLFireability-12 13557813 m, 143068 m/sec, 34444959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 84/299 99/2000 NoC3x3-PT-5A-LTLFireability-12 14273862 m, 143209 m/sec, 36508888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 89/299 104/2000 NoC3x3-PT-5A-LTLFireability-12 14978303 m, 140888 m/sec, 38564733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 94/299 109/2000 NoC3x3-PT-5A-LTLFireability-12 15678106 m, 139960 m/sec, 40630213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 99/299 114/2000 NoC3x3-PT-5A-LTLFireability-12 16372823 m, 138943 m/sec, 42686871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 104/299 118/2000 NoC3x3-PT-5A-LTLFireability-12 17051920 m, 135819 m/sec, 44722461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 109/299 123/2000 NoC3x3-PT-5A-LTLFireability-12 17730649 m, 135745 m/sec, 46760307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 114/299 128/2000 NoC3x3-PT-5A-LTLFireability-12 18408641 m, 135598 m/sec, 48809659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 119/299 132/2000 NoC3x3-PT-5A-LTLFireability-12 19081757 m, 134623 m/sec, 50849192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 124/299 137/2000 NoC3x3-PT-5A-LTLFireability-12 19749806 m, 133609 m/sec, 52891332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 129/299 142/2000 NoC3x3-PT-5A-LTLFireability-12 20413402 m, 132719 m/sec, 54924117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 134/299 146/2000 NoC3x3-PT-5A-LTLFireability-12 21069726 m, 131264 m/sec, 56956466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 139/299 151/2000 NoC3x3-PT-5A-LTLFireability-12 21722578 m, 130570 m/sec, 58978027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 144/299 155/2000 NoC3x3-PT-5A-LTLFireability-12 22366568 m, 128798 m/sec, 60997210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 149/299 160/2000 NoC3x3-PT-5A-LTLFireability-12 23012447 m, 129175 m/sec, 63019690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 154/299 164/2000 NoC3x3-PT-5A-LTLFireability-12 23655320 m, 128574 m/sec, 65046545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 159/299 168/2000 NoC3x3-PT-5A-LTLFireability-12 24294642 m, 127864 m/sec, 67064794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 164/299 173/2000 NoC3x3-PT-5A-LTLFireability-12 24931088 m, 127289 m/sec, 69069924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 169/299 177/2000 NoC3x3-PT-5A-LTLFireability-12 25559885 m, 125759 m/sec, 71066178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 174/299 182/2000 NoC3x3-PT-5A-LTLFireability-12 26191124 m, 126247 m/sec, 73076643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 179/299 186/2000 NoC3x3-PT-5A-LTLFireability-12 26815821 m, 124939 m/sec, 75073438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 184/299 190/2000 NoC3x3-PT-5A-LTLFireability-12 27440487 m, 124933 m/sec, 77072318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 189/299 194/2000 NoC3x3-PT-5A-LTLFireability-12 28062100 m, 124322 m/sec, 79075553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 194/299 199/2000 NoC3x3-PT-5A-LTLFireability-12 28682866 m, 124153 m/sec, 81081656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 199/299 203/2000 NoC3x3-PT-5A-LTLFireability-12 29278946 m, 119216 m/sec, 83012026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 204/299 207/2000 NoC3x3-PT-5A-LTLFireability-12 29860777 m, 116366 m/sec, 84916263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 209/299 211/2000 NoC3x3-PT-5A-LTLFireability-12 30442081 m, 116260 m/sec, 86818820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 214/299 215/2000 NoC3x3-PT-5A-LTLFireability-12 31022418 m, 116067 m/sec, 88717990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 219/299 219/2000 NoC3x3-PT-5A-LTLFireability-12 31598401 m, 115196 m/sec, 90612722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 224/299 223/2000 NoC3x3-PT-5A-LTLFireability-12 32169916 m, 114303 m/sec, 92501390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 229/299 227/2000 NoC3x3-PT-5A-LTLFireability-12 32740685 m, 114153 m/sec, 94397343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 234/299 231/2000 NoC3x3-PT-5A-LTLFireability-12 33309487 m, 113760 m/sec, 96287257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 239/299 235/2000 NoC3x3-PT-5A-LTLFireability-12 33879153 m, 113933 m/sec, 98178651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 244/299 239/2000 NoC3x3-PT-5A-LTLFireability-12 34442820 m, 112733 m/sec, 100065681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 249/299 242/2000 NoC3x3-PT-5A-LTLFireability-12 35003477 m, 112131 m/sec, 101958265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 254/299 246/2000 NoC3x3-PT-5A-LTLFireability-12 35563988 m, 112102 m/sec, 103845281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 259/299 250/2000 NoC3x3-PT-5A-LTLFireability-12 36121234 m, 111449 m/sec, 105725625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 264/299 254/2000 NoC3x3-PT-5A-LTLFireability-12 36676941 m, 111141 m/sec, 107608899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 269/299 258/2000 NoC3x3-PT-5A-LTLFireability-12 37235330 m, 111677 m/sec, 109488806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 274/299 262/2000 NoC3x3-PT-5A-LTLFireability-12 37790122 m, 110958 m/sec, 111372675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 279/299 265/2000 NoC3x3-PT-5A-LTLFireability-12 38344974 m, 110970 m/sec, 113253834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 284/299 269/2000 NoC3x3-PT-5A-LTLFireability-12 38900707 m, 111146 m/sec, 115133304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 289/299 273/2000 NoC3x3-PT-5A-LTLFireability-12 39453027 m, 110464 m/sec, 117013215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 294/299 277/2000 NoC3x3-PT-5A-LTLFireability-12 40016500 m, 112694 m/sec, 118932752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 299/299 281/2000 NoC3x3-PT-5A-LTLFireability-12 40593383 m, 115376 m/sec, 120917641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for NoC3x3-PT-5A-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 NoC3x3-PT-5A-LTLFireability-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 NoC3x3-PT-5A-LTLFireability-12
[[35mlola[0m][I] time limit : 3293 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for NoC3x3-PT-5A-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for NoC3x3-PT-5A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1153647
[[35mlola[0m][I] fired transitions : 2048016
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 NoC3x3-PT-5A-LTLFireability-10
[[35mlola[0m][I] time limit : 328 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for NoC3x3-PT-5A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 NoC3x3-PT-5A-LTLFireability-05
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 1/365 3/2000 NoC3x3-PT-5A-LTLFireability-05 382332 m, 76466 m/sec, 684399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 6/365 10/2000 NoC3x3-PT-5A-LTLFireability-05 1472866 m, 218106 m/sec, 3520263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 11/365 16/2000 NoC3x3-PT-5A-LTLFireability-05 2380834 m, 181593 m/sec, 6327666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 16/365 22/2000 NoC3x3-PT-5A-LTLFireability-05 3231546 m, 170142 m/sec, 9127439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 21/365 27/2000 NoC3x3-PT-5A-LTLFireability-05 4040086 m, 161708 m/sec, 11907279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 26/365 32/2000 NoC3x3-PT-5A-LTLFireability-05 4820882 m, 156159 m/sec, 14670329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 31/365 37/2000 NoC3x3-PT-5A-LTLFireability-05 5580998 m, 152023 m/sec, 17437484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 36/365 42/2000 NoC3x3-PT-5A-LTLFireability-05 6328151 m, 149430 m/sec, 20196550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 41/365 47/2000 NoC3x3-PT-5A-LTLFireability-05 7048826 m, 144135 m/sec, 22954732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 46/365 51/2000 NoC3x3-PT-5A-LTLFireability-05 7755137 m, 141262 m/sec, 25704536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 51/365 56/2000 NoC3x3-PT-5A-LTLFireability-05 8458142 m, 140601 m/sec, 28452832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 56/365 60/2000 NoC3x3-PT-5A-LTLFireability-05 9146048 m, 137581 m/sec, 31195697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 61/365 65/2000 NoC3x3-PT-5A-LTLFireability-05 9825437 m, 135877 m/sec, 33923308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 66/365 69/2000 NoC3x3-PT-5A-LTLFireability-05 10487999 m, 132512 m/sec, 36625018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 71/365 73/2000 NoC3x3-PT-5A-LTLFireability-05 11133987 m, 129197 m/sec, 39282370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 76/365 77/2000 NoC3x3-PT-5A-LTLFireability-05 11782467 m, 129696 m/sec, 41979262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 81/365 81/2000 NoC3x3-PT-5A-LTLFireability-05 12419854 m, 127477 m/sec, 44705432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 86/365 86/2000 NoC3x3-PT-5A-LTLFireability-05 13054210 m, 126871 m/sec, 47423127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 91/365 90/2000 NoC3x3-PT-5A-LTLFireability-05 13688461 m, 126850 m/sec, 50140968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 96/365 94/2000 NoC3x3-PT-5A-LTLFireability-05 14310242 m, 124356 m/sec, 52836902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 101/365 98/2000 NoC3x3-PT-5A-LTLFireability-05 14933158 m, 124583 m/sec, 55548961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 106/365 102/2000 NoC3x3-PT-5A-LTLFireability-05 15554842 m, 124336 m/sec, 58266864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 111/365 106/2000 NoC3x3-PT-5A-LTLFireability-05 16165997 m, 122231 m/sec, 60981861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 116/365 110/2000 NoC3x3-PT-5A-LTLFireability-05 16775399 m, 121880 m/sec, 63704688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 121/365 114/2000 NoC3x3-PT-5A-LTLFireability-05 17376895 m, 120299 m/sec, 66417287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 126/365 118/2000 NoC3x3-PT-5A-LTLFireability-05 17973531 m, 119327 m/sec, 69127873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 131/365 121/2000 NoC3x3-PT-5A-LTLFireability-05 18568963 m, 119086 m/sec, 71834240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 136/365 125/2000 NoC3x3-PT-5A-LTLFireability-05 19159452 m, 118097 m/sec, 74549190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 141/365 129/2000 NoC3x3-PT-5A-LTLFireability-05 19743632 m, 116836 m/sec, 77259384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 146/365 133/2000 NoC3x3-PT-5A-LTLFireability-05 20330603 m, 117394 m/sec, 79968204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 151/365 137/2000 NoC3x3-PT-5A-LTLFireability-05 20909680 m, 115815 m/sec, 82670978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 156/365 140/2000 NoC3x3-PT-5A-LTLFireability-05 21486529 m, 115369 m/sec, 85373790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 161/365 144/2000 NoC3x3-PT-5A-LTLFireability-05 22053803 m, 113454 m/sec, 88057562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 166/365 148/2000 NoC3x3-PT-5A-LTLFireability-05 22620711 m, 113381 m/sec, 90759095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 171/365 152/2000 NoC3x3-PT-5A-LTLFireability-05 23184508 m, 112759 m/sec, 93447752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 176/365 155/2000 NoC3x3-PT-5A-LTLFireability-05 23743310 m, 111760 m/sec, 96130757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 181/365 159/2000 NoC3x3-PT-5A-LTLFireability-05 24297755 m, 110889 m/sec, 98801422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 186/365 162/2000 NoC3x3-PT-5A-LTLFireability-05 24850876 m, 110624 m/sec, 101481041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 191/365 166/2000 NoC3x3-PT-5A-LTLFireability-05 25402032 m, 110231 m/sec, 104173116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 196/365 170/2000 NoC3x3-PT-5A-LTLFireability-05 25954756 m, 110544 m/sec, 106869040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 201/365 173/2000 NoC3x3-PT-5A-LTLFireability-05 26502556 m, 109560 m/sec, 109561430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 206/365 177/2000 NoC3x3-PT-5A-LTLFireability-05 27050093 m, 109507 m/sec, 112241842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 211/365 180/2000 NoC3x3-PT-5A-LTLFireability-05 27588320 m, 107645 m/sec, 114919797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 216/365 184/2000 NoC3x3-PT-5A-LTLFireability-05 28128232 m, 107982 m/sec, 117613928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 221/365 187/2000 NoC3x3-PT-5A-LTLFireability-05 28669470 m, 108247 m/sec, 120304292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 226/365 191/2000 NoC3x3-PT-5A-LTLFireability-05 29204667 m, 107039 m/sec, 122988898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 231/365 194/2000 NoC3x3-PT-5A-LTLFireability-05 29737493 m, 106565 m/sec, 125654718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 236/365 197/2000 NoC3x3-PT-5A-LTLFireability-05 30264727 m, 105446 m/sec, 128323525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 241/365 201/2000 NoC3x3-PT-5A-LTLFireability-05 30792949 m, 105644 m/sec, 131013536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 246/365 204/2000 NoC3x3-PT-5A-LTLFireability-05 31320672 m, 105544 m/sec, 133701556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 251/365 208/2000 NoC3x3-PT-5A-LTLFireability-05 31849623 m, 105790 m/sec, 136387880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 256/365 211/2000 NoC3x3-PT-5A-LTLFireability-05 32375117 m, 105098 m/sec, 139071400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 261/365 215/2000 NoC3x3-PT-5A-LTLFireability-05 32897512 m, 104479 m/sec, 141761826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 266/365 218/2000 NoC3x3-PT-5A-LTLFireability-05 33421595 m, 104816 m/sec, 144444674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 271/365 221/2000 NoC3x3-PT-5A-LTLFireability-05 33940609 m, 103802 m/sec, 147127792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 276/365 225/2000 NoC3x3-PT-5A-LTLFireability-05 34455767 m, 103031 m/sec, 149819875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 281/365 228/2000 NoC3x3-PT-5A-LTLFireability-05 34970378 m, 102922 m/sec, 152505660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 286/365 231/2000 NoC3x3-PT-5A-LTLFireability-05 35477908 m, 101506 m/sec, 155164037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 291/365 235/2000 NoC3x3-PT-5A-LTLFireability-05 35984980 m, 101414 m/sec, 157831308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 296/365 238/2000 NoC3x3-PT-5A-LTLFireability-05 36493157 m, 101635 m/sec, 160488471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 301/365 241/2000 NoC3x3-PT-5A-LTLFireability-05 36997864 m, 100941 m/sec, 163154377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 306/365 244/2000 NoC3x3-PT-5A-LTLFireability-05 37503318 m, 101090 m/sec, 165829250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 311/365 248/2000 NoC3x3-PT-5A-LTLFireability-05 38003452 m, 100026 m/sec, 168482866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 316/365 251/2000 NoC3x3-PT-5A-LTLFireability-05 38509028 m, 101115 m/sec, 171157966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 321/365 254/2000 NoC3x3-PT-5A-LTLFireability-05 39011373 m, 100469 m/sec, 173836827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 326/365 258/2000 NoC3x3-PT-5A-LTLFireability-05 39514357 m, 100596 m/sec, 176516893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 331/365 261/2000 NoC3x3-PT-5A-LTLFireability-05 40013650 m, 99858 m/sec, 179193531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 336/365 264/2000 NoC3x3-PT-5A-LTLFireability-05 40510560 m, 99382 m/sec, 181871205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 341/365 267/2000 NoC3x3-PT-5A-LTLFireability-05 41004412 m, 98770 m/sec, 184525257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 346/365 270/2000 NoC3x3-PT-5A-LTLFireability-05 41499486 m, 99014 m/sec, 187203764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 351/365 274/2000 NoC3x3-PT-5A-LTLFireability-05 41994872 m, 99077 m/sec, 189878144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 356/365 277/2000 NoC3x3-PT-5A-LTLFireability-05 42482543 m, 97534 m/sec, 192564762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 361/365 280/2000 NoC3x3-PT-5A-LTLFireability-05 42974519 m, 98395 m/sec, 195241520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for NoC3x3-PT-5A-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-5A-LTLFireability-00
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 NoC3x3-PT-5A-LTLFireability-05
[[35mlola[0m][I] time limit : 2923 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NoC3x3-PT-5A-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for NoC3x3-PT-5A-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-5A-LTLFireability-01
[[35mlola[0m][I] time limit : 416 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NoC3x3-PT-5A-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 NoC3x3-PT-5A-LTLFireability-09
[[35mlola[0m][I] time limit : 486 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/486 2/2000 NoC3x3-PT-5A-LTLFireability-09 236047 m, 47209 m/sec, 457646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/486 3/2000 NoC3x3-PT-5A-LTLFireability-09 397843 m, 32359 m/sec, 736622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/486 4/2000 NoC3x3-PT-5A-LTLFireability-09 468986 m, 14228 m/sec, 864084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/486 4/2000 NoC3x3-PT-5A-LTLFireability-09 531134 m, 12429 m/sec, 978954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/486 5/2000 NoC3x3-PT-5A-LTLFireability-09 600114 m, 13796 m/sec, 1107254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/486 5/2000 NoC3x3-PT-5A-LTLFireability-09 667121 m, 13401 m/sec, 1231631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/486 6/2000 NoC3x3-PT-5A-LTLFireability-09 732927 m, 13161 m/sec, 1350912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/486 6/2000 NoC3x3-PT-5A-LTLFireability-09 809452 m, 15305 m/sec, 1490741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/486 7/2000 NoC3x3-PT-5A-LTLFireability-09 883957 m, 14901 m/sec, 1628831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/486 7/2000 NoC3x3-PT-5A-LTLFireability-09 956786 m, 14565 m/sec, 1764161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/486 7/2000 NoC3x3-PT-5A-LTLFireability-09 1025982 m, 13839 m/sec, 1891831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/486 8/2000 NoC3x3-PT-5A-LTLFireability-09 1099349 m, 14673 m/sec, 2029551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/486 8/2000 NoC3x3-PT-5A-LTLFireability-09 1177807 m, 15691 m/sec, 2178146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/486 9/2000 NoC3x3-PT-5A-LTLFireability-09 1249184 m, 14275 m/sec, 2315052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/486 9/2000 NoC3x3-PT-5A-LTLFireability-09 1326042 m, 15371 m/sec, 2457699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/486 10/2000 NoC3x3-PT-5A-LTLFireability-09 1399896 m, 14770 m/sec, 2598640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/486 11/2000 NoC3x3-PT-5A-LTLFireability-09 1491780 m, 18376 m/sec, 2750544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/486 11/2000 NoC3x3-PT-5A-LTLFireability-09 1560482 m, 13740 m/sec, 2876189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/486 12/2000 NoC3x3-PT-5A-LTLFireability-09 1723591 m, 32621 m/sec, 3220643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/486 13/2000 NoC3x3-PT-5A-LTLFireability-09 1867689 m, 28819 m/sec, 3546147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/486 14/2000 NoC3x3-PT-5A-LTLFireability-09 1974353 m, 21332 m/sec, 3786434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/486 15/2000 NoC3x3-PT-5A-LTLFireability-09 2128781 m, 30885 m/sec, 4116145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/486 16/2000 NoC3x3-PT-5A-LTLFireability-09 2293379 m, 32919 m/sec, 4482304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/486 17/2000 NoC3x3-PT-5A-LTLFireability-09 2452494 m, 31823 m/sec, 4833621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/486 18/2000 NoC3x3-PT-5A-LTLFireability-09 2608426 m, 31186 m/sec, 5185515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/486 20/2000 NoC3x3-PT-5A-LTLFireability-09 2769513 m, 32217 m/sec, 5542481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/486 21/2000 NoC3x3-PT-5A-LTLFireability-09 2927409 m, 31579 m/sec, 5896342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/486 22/2000 NoC3x3-PT-5A-LTLFireability-09 3090178 m, 32553 m/sec, 6257822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/486 23/2000 NoC3x3-PT-5A-LTLFireability-09 3251348 m, 32234 m/sec, 6614191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/486 24/2000 NoC3x3-PT-5A-LTLFireability-09 3406199 m, 30970 m/sec, 6964060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/486 25/2000 NoC3x3-PT-5A-LTLFireability-09 3562204 m, 31201 m/sec, 7315665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/486 26/2000 NoC3x3-PT-5A-LTLFireability-09 3720973 m, 31753 m/sec, 7667638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/486 27/2000 NoC3x3-PT-5A-LTLFireability-09 3880571 m, 31919 m/sec, 8024480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/486 28/2000 NoC3x3-PT-5A-LTLFireability-09 4040493 m, 31984 m/sec, 8379852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/486 29/2000 NoC3x3-PT-5A-LTLFireability-09 4202134 m, 32328 m/sec, 8739374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/486 30/2000 NoC3x3-PT-5A-LTLFireability-09 4363958 m, 32364 m/sec, 9114134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/486 32/2000 NoC3x3-PT-5A-LTLFireability-09 4524324 m, 32073 m/sec, 9464052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/486 33/2000 NoC3x3-PT-5A-LTLFireability-09 4681110 m, 31357 m/sec, 9811904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/486 34/2000 NoC3x3-PT-5A-LTLFireability-09 4838118 m, 31401 m/sec, 10151928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/486 35/2000 NoC3x3-PT-5A-LTLFireability-09 4991026 m, 30581 m/sec, 10496281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/486 36/2000 NoC3x3-PT-5A-LTLFireability-09 5141401 m, 30075 m/sec, 10827580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/486 37/2000 NoC3x3-PT-5A-LTLFireability-09 5288102 m, 29340 m/sec, 11154598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/486 38/2000 NoC3x3-PT-5A-LTLFireability-09 5438740 m, 30127 m/sec, 11503917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/486 39/2000 NoC3x3-PT-5A-LTLFireability-09 5587281 m, 29708 m/sec, 11839707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/486 40/2000 NoC3x3-PT-5A-LTLFireability-09 5750362 m, 32616 m/sec, 12197069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/486 41/2000 NoC3x3-PT-5A-LTLFireability-09 5908552 m, 31638 m/sec, 12540289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/486 42/2000 NoC3x3-PT-5A-LTLFireability-09 6061237 m, 30537 m/sec, 12873145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/486 43/2000 NoC3x3-PT-5A-LTLFireability-09 6214957 m, 30744 m/sec, 13209955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/486 44/2000 NoC3x3-PT-5A-LTLFireability-09 6379874 m, 32983 m/sec, 13575342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/486 45/2000 NoC3x3-PT-5A-LTLFireability-09 6540333 m, 32091 m/sec, 13938953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/486 46/2000 NoC3x3-PT-5A-LTLFireability-09 6634250 m, 18783 m/sec, 14144485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/486 47/2000 NoC3x3-PT-5A-LTLFireability-09 6776296 m, 28409 m/sec, 14456991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/486 48/2000 NoC3x3-PT-5A-LTLFireability-09 6998068 m, 44354 m/sec, 14946951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/486 50/2000 NoC3x3-PT-5A-LTLFireability-09 7177777 m, 35941 m/sec, 15339671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/486 51/2000 NoC3x3-PT-5A-LTLFireability-09 7345485 m, 33541 m/sec, 15712444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/486 52/2000 NoC3x3-PT-5A-LTLFireability-09 7511355 m, 33174 m/sec, 16072944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/486 53/2000 NoC3x3-PT-5A-LTLFireability-09 7741318 m, 45992 m/sec, 16583081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/486 55/2000 NoC3x3-PT-5A-LTLFireability-09 7929562 m, 37648 m/sec, 16998467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/486 56/2000 NoC3x3-PT-5A-LTLFireability-09 8099097 m, 33907 m/sec, 17371462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/486 57/2000 NoC3x3-PT-5A-LTLFireability-09 8273961 m, 34972 m/sec, 17762406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/486 58/2000 NoC3x3-PT-5A-LTLFireability-09 8435609 m, 32329 m/sec, 18119957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 310/486 59/2000 NoC3x3-PT-5A-LTLFireability-09 8592817 m, 31441 m/sec, 18470905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 315/486 60/2000 NoC3x3-PT-5A-LTLFireability-09 8750591 m, 31554 m/sec, 18836465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 320/486 61/2000 NoC3x3-PT-5A-LTLFireability-09 8915355 m, 32952 m/sec, 19174447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 325/486 63/2000 NoC3x3-PT-5A-LTLFireability-09 9078854 m, 32699 m/sec, 19528933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 330/486 64/2000 NoC3x3-PT-5A-LTLFireability-09 9242411 m, 32711 m/sec, 19894000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 335/486 65/2000 NoC3x3-PT-5A-LTLFireability-09 9406605 m, 32838 m/sec, 20265380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 340/486 67/2000 NoC3x3-PT-5A-LTLFireability-09 9667378 m, 52154 m/sec, 20838509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 345/486 68/2000 NoC3x3-PT-5A-LTLFireability-09 9856906 m, 37905 m/sec, 21251338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 350/486 69/2000 NoC3x3-PT-5A-LTLFireability-09 10027134 m, 34045 m/sec, 21627814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 355/486 70/2000 NoC3x3-PT-5A-LTLFireability-09 10202470 m, 35067 m/sec, 22011550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 360/486 71/2000 NoC3x3-PT-5A-LTLFireability-09 10374989 m, 34503 m/sec, 22396256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 365/486 73/2000 NoC3x3-PT-5A-LTLFireability-09 10549046 m, 34811 m/sec, 22804471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 370/486 74/2000 NoC3x3-PT-5A-LTLFireability-09 10697224 m, 29635 m/sec, 23134891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 375/486 74/2000 NoC3x3-PT-5A-LTLFireability-09 10768350 m, 14225 m/sec, 23294681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 380/486 75/2000 NoC3x3-PT-5A-LTLFireability-09 10841968 m, 14723 m/sec, 23454952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 385/486 75/2000 NoC3x3-PT-5A-LTLFireability-09 10965492 m, 24704 m/sec, 23721084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 390/486 76/2000 NoC3x3-PT-5A-LTLFireability-09 11038108 m, 14523 m/sec, 23878072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 395/486 76/2000 NoC3x3-PT-5A-LTLFireability-09 11101884 m, 12755 m/sec, 24015795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 400/486 77/2000 NoC3x3-PT-5A-LTLFireability-09 11164799 m, 12583 m/sec, 24158456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 405/486 77/2000 NoC3x3-PT-5A-LTLFireability-09 11227033 m, 12446 m/sec, 24305662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 410/486 78/2000 NoC3x3-PT-5A-LTLFireability-09 11288105 m, 12214 m/sec, 24437833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 415/486 78/2000 NoC3x3-PT-5A-LTLFireability-09 11348215 m, 12022 m/sec, 24577335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 420/486 78/2000 NoC3x3-PT-5A-LTLFireability-09 11408598 m, 12076 m/sec, 24714079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 425/486 79/2000 NoC3x3-PT-5A-LTLFireability-09 11468889 m, 12058 m/sec, 24855645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 430/486 79/2000 NoC3x3-PT-5A-LTLFireability-09 11538565 m, 13935 m/sec, 25005957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 435/486 80/2000 NoC3x3-PT-5A-LTLFireability-09 11609577 m, 14202 m/sec, 25161211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 440/486 81/2000 NoC3x3-PT-5A-LTLFireability-09 11727024 m, 23489 m/sec, 25415906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 445/486 81/2000 NoC3x3-PT-5A-LTLFireability-09 11848046 m, 24204 m/sec, 25680946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 450/486 82/2000 NoC3x3-PT-5A-LTLFireability-09 11945413 m, 19473 m/sec, 25895865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 455/486 83/2000 NoC3x3-PT-5A-LTLFireability-09 12043860 m, 19689 m/sec, 26109187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 460/486 83/2000 NoC3x3-PT-5A-LTLFireability-09 12139818 m, 19191 m/sec, 26328781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 465/486 84/2000 NoC3x3-PT-5A-LTLFireability-09 12243258 m, 20688 m/sec, 26555096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 470/486 85/2000 NoC3x3-PT-5A-LTLFireability-09 12348551 m, 21058 m/sec, 26794508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 475/486 85/2000 NoC3x3-PT-5A-LTLFireability-09 12455177 m, 21325 m/sec, 27030108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 480/486 86/2000 NoC3x3-PT-5A-LTLFireability-09 12567080 m, 22380 m/sec, 27279226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 485/486 87/2000 NoC3x3-PT-5A-LTLFireability-09 12712553 m, 29094 m/sec, 27599779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for NoC3x3-PT-5A-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-5A-LTLFireability-06
[[35mlola[0m][I] time limit : 485 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 NoC3x3-PT-5A-LTLFireability-09
[[35mlola[0m][I] time limit : 2427 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for NoC3x3-PT-5A-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 66
[[35mlola[0m][I] fired transitions : 66
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/485 2/5 NoC3x3-PT-5A-LTLFireability-09 227873 m, -2496936 m/sec, 443781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/485 3/5 NoC3x3-PT-5A-LTLFireability-09 384692 m, 31363 m/sec, 716286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/485 4/5 NoC3x3-PT-5A-LTLFireability-09 459309 m, 14923 m/sec, 846377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/485 4/5 NoC3x3-PT-5A-LTLFireability-09 502430 m, 8624 m/sec, 926988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/485 4/5 NoC3x3-PT-5A-LTLFireability-09 569139 m, 13341 m/sec, 1049505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/485 5/5 NoC3x3-PT-5A-LTLFireability-09 631475 m, 12467 m/sec, 1165114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/485 5/5 NoC3x3-PT-5A-LTLFireability-09 695515 m, 12808 m/sec, 1283251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for NoC3x3-PT-5A-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-5A-LTLFireability-04
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 6/596 1/2000 NoC3x3-PT-5A-LTLFireability-04 59425 m, 11885 m/sec, 102505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLFireability-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 12/596 1/2000 NoC3x3-PT-5A-LTLFireability-04 62393 m, 593 m/sec, 108545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-5A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-5A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353800620"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-5A.tgz
mv NoC3x3-PT-5A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;