About the Execution of LoLA for NoC3x3-PT-5A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1861.936 | 3600000.00 | 303515.00 | 7810.40 | ??????????F?T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353800619.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-5A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353800619
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 736K
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 12 07:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Apr 12 07:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 12 07:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 07:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 248K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-00
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-01
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-02
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-03
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-04
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-05
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-06
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-07
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-08
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-09
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-10
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-11
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-12
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-13
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-14
FORMULA_NAME NoC3x3-PT-5A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717090020881
FORMULA NoC3x3-PT-5A-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5A-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 NoC3x3-PT-5A-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 53 (type CNST) for 50 NoC3x3-PT-5A-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for NoC3x3-PT-5A-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 53 (type CNST) for NoC3x3-PT-5A-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 NoC3x3-PT-5A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for NoC3x3-PT-5A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-5A-LTLCardinality-04
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 15 NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/223 1/2000 NoC3x3-PT-5A-LTLCardinality-04 131838 m, 26367 m/sec, 219968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/223 2/2000 NoC3x3-PT-5A-LTLCardinality-04 231966 m, 20025 m/sec, 391551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/223 3/2000 NoC3x3-PT-5A-LTLCardinality-04 353467 m, 24300 m/sec, 603023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/223 4/2000 NoC3x3-PT-5A-LTLCardinality-04 507359 m, 30778 m/sec, 835614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/223 5/2000 NoC3x3-PT-5A-LTLCardinality-04 661328 m, 30793 m/sec, 1053486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/223 6/2000 NoC3x3-PT-5A-LTLCardinality-04 812884 m, 30311 m/sec, 1264732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/223 7/2000 NoC3x3-PT-5A-LTLCardinality-04 969000 m, 31223 m/sec, 1483242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/223 8/2000 NoC3x3-PT-5A-LTLCardinality-04 1124761 m, 31152 m/sec, 1693700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/223 9/2000 NoC3x3-PT-5A-LTLCardinality-04 1276745 m, 30396 m/sec, 1901897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/223 11/2000 NoC3x3-PT-5A-LTLCardinality-04 1428580 m, 30367 m/sec, 2109509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/223 12/2000 NoC3x3-PT-5A-LTLCardinality-04 1591092 m, 32502 m/sec, 2348930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/223 13/2000 NoC3x3-PT-5A-LTLCardinality-04 1729627 m, 27707 m/sec, 2548056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/223 14/2000 NoC3x3-PT-5A-LTLCardinality-04 1856363 m, 25347 m/sec, 2731650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/223 15/2000 NoC3x3-PT-5A-LTLCardinality-04 2003335 m, 29394 m/sec, 2952603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/223 16/2000 NoC3x3-PT-5A-LTLCardinality-04 2160713 m, 31475 m/sec, 3189104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/223 17/2000 NoC3x3-PT-5A-LTLCardinality-04 2306164 m, 29090 m/sec, 3388825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/223 18/2000 NoC3x3-PT-5A-LTLCardinality-04 2437519 m, 26271 m/sec, 3579761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/223 19/2000 NoC3x3-PT-5A-LTLCardinality-04 2550646 m, 22625 m/sec, 3738251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/223 20/2000 NoC3x3-PT-5A-LTLCardinality-04 2699731 m, 29817 m/sec, 3956476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/223 21/2000 NoC3x3-PT-5A-LTLCardinality-04 2840267 m, 28107 m/sec, 4162281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/223 22/2000 NoC3x3-PT-5A-LTLCardinality-04 2981925 m, 28331 m/sec, 4372681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/223 23/2000 NoC3x3-PT-5A-LTLCardinality-04 3101615 m, 23938 m/sec, 4553074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/223 23/2000 NoC3x3-PT-5A-LTLCardinality-04 3212764 m, 22229 m/sec, 4718529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/223 24/2000 NoC3x3-PT-5A-LTLCardinality-04 3329711 m, 23389 m/sec, 4893918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/223 25/2000 NoC3x3-PT-5A-LTLCardinality-04 3450604 m, 24178 m/sec, 5080062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/223 26/2000 NoC3x3-PT-5A-LTLCardinality-04 3566743 m, 23227 m/sec, 5256303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/223 27/2000 NoC3x3-PT-5A-LTLCardinality-04 3682893 m, 23230 m/sec, 5431725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/223 28/2000 NoC3x3-PT-5A-LTLCardinality-04 3792888 m, 21999 m/sec, 5597335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/223 29/2000 NoC3x3-PT-5A-LTLCardinality-04 3907724 m, 22967 m/sec, 5772226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/223 29/2000 NoC3x3-PT-5A-LTLCardinality-04 4014864 m, 21428 m/sec, 5933811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/223 30/2000 NoC3x3-PT-5A-LTLCardinality-04 4123066 m, 21640 m/sec, 6098253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/223 31/2000 NoC3x3-PT-5A-LTLCardinality-04 4239576 m, 23302 m/sec, 6275222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 165/223 32/2000 NoC3x3-PT-5A-LTLCardinality-04 4347433 m, 21571 m/sec, 6441383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 170/223 32/2000 NoC3x3-PT-5A-LTLCardinality-04 4452420 m, 20997 m/sec, 6596556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 175/223 33/2000 NoC3x3-PT-5A-LTLCardinality-04 4560835 m, 21683 m/sec, 6747881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 180/223 34/2000 NoC3x3-PT-5A-LTLCardinality-04 4670335 m, 21900 m/sec, 6901413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 185/223 35/2000 NoC3x3-PT-5A-LTLCardinality-04 4778800 m, 21693 m/sec, 7056525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 190/223 36/2000 NoC3x3-PT-5A-LTLCardinality-04 4886689 m, 21577 m/sec, 7209249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 195/223 36/2000 NoC3x3-PT-5A-LTLCardinality-04 4992299 m, 21122 m/sec, 7360711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 200/223 37/2000 NoC3x3-PT-5A-LTLCardinality-04 5097827 m, 21105 m/sec, 7513968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 205/223 38/2000 NoC3x3-PT-5A-LTLCardinality-04 5205367 m, 21508 m/sec, 7671037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 210/223 39/2000 NoC3x3-PT-5A-LTLCardinality-04 5313130 m, 21552 m/sec, 7834603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 215/223 39/2000 NoC3x3-PT-5A-LTLCardinality-04 5421313 m, 21636 m/sec, 7990893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 220/223 40/2000 NoC3x3-PT-5A-LTLCardinality-04 5522771 m, 20291 m/sec, 8140359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 13 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 NoC3x3-PT-5A-LTLCardinality-15
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-5A-LTLCardinality-04
[[35mlola[0m][I] time limit : 3352 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/223 1/5 NoC3x3-PT-5A-LTLCardinality-04 138422 m, -1076869 m/sec, 232090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/223 2/5 NoC3x3-PT-5A-LTLCardinality-04 237159 m, 19747 m/sec, 399933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/223 3/5 NoC3x3-PT-5A-LTLCardinality-04 364277 m, 25423 m/sec, 623010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/223 4/5 NoC3x3-PT-5A-LTLCardinality-04 509177 m, 28980 m/sec, 838088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/223 5/5 NoC3x3-PT-5A-LTLCardinality-04 660659 m, 30296 m/sec, 1052550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 13 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 NoC3x3-PT-5A-LTLCardinality-13
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 NoC3x3-PT-5A-LTLCardinality-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 NoC3x3-PT-5A-LTLCardinality-09
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 NoC3x3-PT-5A-LTLCardinality-08
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 NoC3x3-PT-5A-LTLCardinality-07
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 62
[[35mlola[0m][I] fired transitions : 63
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 NoC3x3-PT-5A-LTLCardinality-06
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] time limit : 474 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-5A-LTLCardinality-03
[[35mlola[0m][I] time limit : 553 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 51
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-5A-LTLCardinality-01
[[35mlola[0m][I] time limit : 664 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-5A-LTLCardinality-00
[[35mlola[0m][I] time limit : 830 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 15 NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] time limit : 1107 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 NoC3x3-PT-5A-LTLCardinality-14
[[35mlola[0m][I] time limit : 1661 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-5A-LTLCardinality-02
[[35mlola[0m][I] time limit : 3322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NoC3x3-PT-5A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2253 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2258 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2263 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2268 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2273 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2278 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2283 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2288 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2293 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2298 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2303 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2308 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2313 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2318 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2323 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2328 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2333 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2338 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2343 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-05: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5A-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5A-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-5A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-5A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353800619"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-5A.tgz
mv NoC3x3-PT-5A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;