About the Execution of LoLA for NoC3x3-PT-4A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.584 | 540024.00 | 489391.00 | 1367.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353700603.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-4A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353700603
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 640K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 07:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 136K Apr 12 07:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 12 07:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 12 07:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 144K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-00
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-01
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-02
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-03
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-04
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-05
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-06
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-07
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-08
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-09
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-10
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-11
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-12
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-13
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-14
FORMULA_NAME NoC3x3-PT-4A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717088480768
BK_STOP 1717089020792
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 NoC3x3-PT-4A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for NoC3x3-PT-4A-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 NoC3x3-PT-4A-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 NoC3x3-PT-4A-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for NoC3x3-PT-4A-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 NoC3x3-PT-4A-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for NoC3x3-PT-4A-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 NoC3x3-PT-4A-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for NoC3x3-PT-4A-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 NoC3x3-PT-4A-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 NoC3x3-PT-4A-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for NoC3x3-PT-4A-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for NoC3x3-PT-4A-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-4A-LTLCardinality-00
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for NoC3x3-PT-4A-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/359 8/2000 NoC3x3-PT-4A-LTLCardinality-00 1199745 m, 239949 m/sec, 4200567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/359 15/2000 NoC3x3-PT-4A-LTLCardinality-00 2328617 m, 225774 m/sec, 8262754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/359 22/2000 NoC3x3-PT-4A-LTLCardinality-00 3427401 m, 219756 m/sec, 12272225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/359 29/2000 NoC3x3-PT-4A-LTLCardinality-00 4549831 m, 224486 m/sec, 16304076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/359 36/2000 NoC3x3-PT-4A-LTLCardinality-00 5686266 m, 227287 m/sec, 20385790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/359 43/2000 NoC3x3-PT-4A-LTLCardinality-00 6745944 m, 211935 m/sec, 24338754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/359 50/2000 NoC3x3-PT-4A-LTLCardinality-00 7839518 m, 218714 m/sec, 28306245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/359 56/2000 NoC3x3-PT-4A-LTLCardinality-00 8847221 m, 201540 m/sec, 32101660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/359 62/2000 NoC3x3-PT-4A-LTLCardinality-00 9821233 m, 194802 m/sec, 35919198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/359 69/2000 NoC3x3-PT-4A-LTLCardinality-00 10902553 m, 216264 m/sec, 39858033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/359 76/2000 NoC3x3-PT-4A-LTLCardinality-00 12015971 m, 222683 m/sec, 43775399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/359 83/2000 NoC3x3-PT-4A-LTLCardinality-00 13035153 m, 203836 m/sec, 47551835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/359 89/2000 NoC3x3-PT-4A-LTLCardinality-00 14055015 m, 203972 m/sec, 51456096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/359 95/2000 NoC3x3-PT-4A-LTLCardinality-00 14955195 m, 180036 m/sec, 55425704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/359 100/2000 NoC3x3-PT-4A-LTLCardinality-00 15849089 m, 178778 m/sec, 59293574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/359 105/2000 NoC3x3-PT-4A-LTLCardinality-00 16654739 m, 161130 m/sec, 62994115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/359 111/2000 NoC3x3-PT-4A-LTLCardinality-00 17584744 m, 186001 m/sec, 66889611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/359 118/2000 NoC3x3-PT-4A-LTLCardinality-00 18707116 m, 224474 m/sec, 70895783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/359 125/2000 NoC3x3-PT-4A-LTLCardinality-00 19790373 m, 216651 m/sec, 74770309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/359 132/2000 NoC3x3-PT-4A-LTLCardinality-00 20808505 m, 203626 m/sec, 78538639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/359 137/2000 NoC3x3-PT-4A-LTLCardinality-00 21699257 m, 178150 m/sec, 82405328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/359 143/2000 NoC3x3-PT-4A-LTLCardinality-00 22575249 m, 175198 m/sec, 86200553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/359 148/2000 NoC3x3-PT-4A-LTLCardinality-00 23416239 m, 168198 m/sec, 89932435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/359 153/2000 NoC3x3-PT-4A-LTLCardinality-00 24229525 m, 162657 m/sec, 93610825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/359 159/2000 NoC3x3-PT-4A-LTLCardinality-00 25141643 m, 182423 m/sec, 97455882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/359 165/2000 NoC3x3-PT-4A-LTLCardinality-00 26064056 m, 184482 m/sec, 101239685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/359 170/2000 NoC3x3-PT-4A-LTLCardinality-00 26971137 m, 181416 m/sec, 104989135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/359 176/2000 NoC3x3-PT-4A-LTLCardinality-00 27835976 m, 172967 m/sec, 108664088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/359 181/2000 NoC3x3-PT-4A-LTLCardinality-00 28629793 m, 158763 m/sec, 112421007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/359 186/2000 NoC3x3-PT-4A-LTLCardinality-00 29381207 m, 150282 m/sec, 116130125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/359 190/2000 NoC3x3-PT-4A-LTLCardinality-00 30139731 m, 151704 m/sec, 119833132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/359 195/2000 NoC3x3-PT-4A-LTLCardinality-00 30824561 m, 136966 m/sec, 123352588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/359 199/2000 NoC3x3-PT-4A-LTLCardinality-00 31555304 m, 146148 m/sec, 127019243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/359 205/2000 NoC3x3-PT-4A-LTLCardinality-00 32533487 m, 195636 m/sec, 130730893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/359 211/2000 NoC3x3-PT-4A-LTLCardinality-00 33485995 m, 190501 m/sec, 134486542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NoC3x3-PT-4A-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33683601
[[35mlola[0m][I] fired transitions : 135233011
[[35mlola[0m][I] time used : 176
[[35mlola[0m][I] memory pages used : 213
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 NoC3x3-PT-4A-LTLCardinality-12
[[35mlola[0m][I] time limit : 380 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for NoC3x3-PT-4A-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 NoC3x3-PT-4A-LTLCardinality-11
[[35mlola[0m][I] time limit : 427 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 4/427 7/2000 NoC3x3-PT-4A-LTLCardinality-11 1005661 m, 201132 m/sec, 3497503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 9/427 14/2000 NoC3x3-PT-4A-LTLCardinality-11 2147143 m, 228296 m/sec, 7618364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 14/427 22/2000 NoC3x3-PT-4A-LTLCardinality-11 3264369 m, 223445 m/sec, 11652613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 19/427 29/2000 NoC3x3-PT-4A-LTLCardinality-11 4361011 m, 219328 m/sec, 15619107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 24/427 36/2000 NoC3x3-PT-4A-LTLCardinality-11 5494499 m, 226697 m/sec, 19712968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 29/427 43/2000 NoC3x3-PT-4A-LTLCardinality-11 6543647 m, 209829 m/sec, 23614769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 34/427 50/2000 NoC3x3-PT-4A-LTLCardinality-11 7646072 m, 220485 m/sec, 27604516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 39/427 57/2000 NoC3x3-PT-4A-LTLCardinality-11 8671639 m, 205113 m/sec, 31412714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 44/427 63/2000 NoC3x3-PT-4A-LTLCardinality-11 9651725 m, 196017 m/sec, 35234808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 49/427 70/2000 NoC3x3-PT-4A-LTLCardinality-11 10700157 m, 209686 m/sec, 39093444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 54/427 77/2000 NoC3x3-PT-4A-LTLCardinality-11 11809189 m, 221806 m/sec, 43067393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 59/427 84/2000 NoC3x3-PT-4A-LTLCardinality-11 12895809 m, 217324 m/sec, 47011879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 64/427 91/2000 NoC3x3-PT-4A-LTLCardinality-11 13906073 m, 202052 m/sec, 50823917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 69/427 97/2000 NoC3x3-PT-4A-LTLCardinality-11 14803543 m, 179494 m/sec, 54775031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 74/427 102/2000 NoC3x3-PT-4A-LTLCardinality-11 15695363 m, 178364 m/sec, 58620573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 79/427 108/2000 NoC3x3-PT-4A-LTLCardinality-11 16528930 m, 166713 m/sec, 62411851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 84/427 114/2000 NoC3x3-PT-4A-LTLCardinality-11 17413615 m, 176937 m/sec, 66300520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 89/427 121/2000 NoC3x3-PT-4A-LTLCardinality-11 18549669 m, 227210 m/sec, 70347266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 94/427 128/2000 NoC3x3-PT-4A-LTLCardinality-11 19642307 m, 218527 m/sec, 74215381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 99/427 135/2000 NoC3x3-PT-4A-LTLCardinality-11 20665790 m, 204696 m/sec, 78016733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 104/427 141/2000 NoC3x3-PT-4A-LTLCardinality-11 21584705 m, 183783 m/sec, 81885034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 109/427 146/2000 NoC3x3-PT-4A-LTLCardinality-11 22453228 m, 173704 m/sec, 85691764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 114/427 152/2000 NoC3x3-PT-4A-LTLCardinality-11 23325793 m, 174513 m/sec, 89511038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 119/427 157/2000 NoC3x3-PT-4A-LTLCardinality-11 24150699 m, 164981 m/sec, 93259675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 124/427 163/2000 NoC3x3-PT-4A-LTLCardinality-11 25074650 m, 184790 m/sec, 97163534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 129/427 169/2000 NoC3x3-PT-4A-LTLCardinality-11 25999068 m, 184883 m/sec, 100980120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 134/427 175/2000 NoC3x3-PT-4A-LTLCardinality-11 26924683 m, 185123 m/sec, 104791048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 139/427 181/2000 NoC3x3-PT-4A-LTLCardinality-11 27799677 m, 174998 m/sec, 108508746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 144/427 186/2000 NoC3x3-PT-4A-LTLCardinality-11 28610191 m, 162102 m/sec, 112314575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 149/427 191/2000 NoC3x3-PT-4A-LTLCardinality-11 29371167 m, 152195 m/sec, 116080836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 154/427 196/2000 NoC3x3-PT-4A-LTLCardinality-11 30142309 m, 154228 m/sec, 119845826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 159/427 201/2000 NoC3x3-PT-4A-LTLCardinality-11 30845645 m, 140667 m/sec, 123460788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 164/427 206/2000 NoC3x3-PT-4A-LTLCardinality-11 31583117 m, 147494 m/sec, 127167972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 169/427 212/2000 NoC3x3-PT-4A-LTLCardinality-11 32586137 m, 200604 m/sec, 130929058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 174/427 218/2000 NoC3x3-PT-4A-LTLCardinality-11 33545104 m, 191793 m/sec, 134702970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 179/427 224/2000 NoC3x3-PT-4A-LTLCardinality-11 34498031 m, 190585 m/sec, 138292979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 184/427 230/2000 NoC3x3-PT-4A-LTLCardinality-11 35430483 m, 186490 m/sec, 141945821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 189/427 237/2000 NoC3x3-PT-4A-LTLCardinality-11 36371943 m, 188292 m/sec, 145524598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 194/427 242/2000 NoC3x3-PT-4A-LTLCardinality-11 37261265 m, 177864 m/sec, 149133314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 199/427 249/2000 NoC3x3-PT-4A-LTLCardinality-11 38228479 m, 193442 m/sec, 152783329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 204/427 255/2000 NoC3x3-PT-4A-LTLCardinality-11 39168489 m, 188002 m/sec, 156331736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 209/427 261/2000 NoC3x3-PT-4A-LTLCardinality-11 40091363 m, 184574 m/sec, 159939858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 214/427 266/2000 NoC3x3-PT-4A-LTLCardinality-11 40977253 m, 177178 m/sec, 163446036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 219/427 272/2000 NoC3x3-PT-4A-LTLCardinality-11 41855959 m, 175741 m/sec, 166980619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 224/427 278/2000 NoC3x3-PT-4A-LTLCardinality-11 42699973 m, 168802 m/sec, 170411010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 229/427 283/2000 NoC3x3-PT-4A-LTLCardinality-11 43557443 m, 171494 m/sec, 173817646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 234/427 289/2000 NoC3x3-PT-4A-LTLCardinality-11 44477964 m, 184104 m/sec, 177315473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 239/427 295/2000 NoC3x3-PT-4A-LTLCardinality-11 45369597 m, 178326 m/sec, 180891092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 244/427 301/2000 NoC3x3-PT-4A-LTLCardinality-11 46257435 m, 177567 m/sec, 184441709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 249/427 306/2000 NoC3x3-PT-4A-LTLCardinality-11 47143935 m, 177300 m/sec, 188013256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 254/427 314/2000 NoC3x3-PT-4A-LTLCardinality-11 48240926 m, 219398 m/sec, 191976025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 259/427 321/2000 NoC3x3-PT-4A-LTLCardinality-11 49321353 m, 216085 m/sec, 195833197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 264/427 327/2000 NoC3x3-PT-4A-LTLCardinality-11 50303249 m, 196379 m/sec, 199688284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 269/427 334/2000 NoC3x3-PT-4A-LTLCardinality-11 51361627 m, 211675 m/sec, 203572161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 274/427 341/2000 NoC3x3-PT-4A-LTLCardinality-11 52396467 m, 206968 m/sec, 207483767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 279/427 347/2000 NoC3x3-PT-4A-LTLCardinality-11 53327825 m, 186271 m/sec, 211355958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 284/427 353/2000 NoC3x3-PT-4A-LTLCardinality-11 54288655 m, 192166 m/sec, 214984671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 289/427 359/2000 NoC3x3-PT-4A-LTLCardinality-11 55175203 m, 177309 m/sec, 218571566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 294/427 364/2000 NoC3x3-PT-4A-LTLCardinality-11 56000063 m, 164972 m/sec, 222142990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 299/427 370/2000 NoC3x3-PT-4A-LTLCardinality-11 56884695 m, 176926 m/sec, 225763166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-01: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-4A-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-4A-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-4A-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 328/427 373/2000 NoC3x3-PT-4A-LTLCardinality-11 57364136 m, 95888 m/sec, 227570024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 403 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-4A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-4A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353700603"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-4A.tgz
mv NoC3x3-PT-4A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;