About the Execution of LoLA for NoC3x3-PT-1B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.052 | 727186.00 | 737484.00 | 3195.90 | ?F?????F?F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353600564.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-1B, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353600564
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 840K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 07:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Apr 12 07:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 12 07:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 12 07:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 362K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-00
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-01
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-02
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-03
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-04
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-05
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-06
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-07
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-08
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-09
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-10
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-11
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-12
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-13
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-14
FORMULA_NAME NoC3x3-PT-1B-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717084788930
FORMULA NoC3x3-PT-1B-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717085516116
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 39 NoC3x3-PT-1B-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for NoC3x3-PT-1B-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 3 NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 3 NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 3 NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 33 NoC3x3-PT-1B-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for NoC3x3-PT-1B-LTLFireability-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 73 (type EXCL) for NoC3x3-PT-1B-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 33 NoC3x3-PT-1B-LTLFireability-07
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for NoC3x3-PT-1B-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for NoC3x3-PT-1B-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-1B-LTLFireability-00
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for NoC3x3-PT-1B-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for NoC3x3-PT-1B-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/211 6/2000 NoC3x3-PT-1B-LTLFireability-00 889325 m, 177865 m/sec, 2947939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/211 13/2000 NoC3x3-PT-1B-LTLFireability-00 1852143 m, 192563 m/sec, 6355392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/211 19/2000 NoC3x3-PT-1B-LTLFireability-00 2907794 m, 211130 m/sec, 9946089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/211 25/2000 NoC3x3-PT-1B-LTLFireability-00 3851663 m, 188773 m/sec, 13336750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/211 32/2000 NoC3x3-PT-1B-LTLFireability-00 4896810 m, 209029 m/sec, 16827313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/211 39/2000 NoC3x3-PT-1B-LTLFireability-00 5911233 m, 202884 m/sec, 20242437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/211 45/2000 NoC3x3-PT-1B-LTLFireability-00 6898026 m, 197358 m/sec, 23612674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/211 52/2000 NoC3x3-PT-1B-LTLFireability-00 7892855 m, 198965 m/sec, 26931924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/211 58/2000 NoC3x3-PT-1B-LTLFireability-00 8840997 m, 189628 m/sec, 30199522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/211 64/2000 NoC3x3-PT-1B-LTLFireability-00 9796117 m, 191024 m/sec, 33491585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/211 70/2000 NoC3x3-PT-1B-LTLFireability-00 10738511 m, 188478 m/sec, 36657487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/211 76/2000 NoC3x3-PT-1B-LTLFireability-00 11609733 m, 174244 m/sec, 39702443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/211 82/2000 NoC3x3-PT-1B-LTLFireability-00 12528473 m, 183748 m/sec, 42959461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/211 87/2000 NoC3x3-PT-1B-LTLFireability-00 13351087 m, 164522 m/sec, 46339778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/211 92/2000 NoC3x3-PT-1B-LTLFireability-00 14061157 m, 142014 m/sec, 49702363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/211 97/2000 NoC3x3-PT-1B-LTLFireability-00 14832304 m, 154229 m/sec, 52973838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/211 102/2000 NoC3x3-PT-1B-LTLFireability-00 15604203 m, 154379 m/sec, 56253161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/211 106/2000 NoC3x3-PT-1B-LTLFireability-00 16281201 m, 135399 m/sec, 59600200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/211 111/2000 NoC3x3-PT-1B-LTLFireability-00 16969454 m, 137650 m/sec, 62916212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/211 116/2000 NoC3x3-PT-1B-LTLFireability-00 17728709 m, 151851 m/sec, 66242688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/211 120/2000 NoC3x3-PT-1B-LTLFireability-00 18379338 m, 130125 m/sec, 69526175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/211 124/2000 NoC3x3-PT-1B-LTLFireability-00 19017320 m, 127596 m/sec, 72733386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/211 128/2000 NoC3x3-PT-1B-LTLFireability-00 19640245 m, 124585 m/sec, 75850390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/211 132/2000 NoC3x3-PT-1B-LTLFireability-00 20267837 m, 125518 m/sec, 78980986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/211 137/2000 NoC3x3-PT-1B-LTLFireability-00 21019049 m, 150242 m/sec, 82088030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/211 142/2000 NoC3x3-PT-1B-LTLFireability-00 21840554 m, 164301 m/sec, 85086436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/211 148/2000 NoC3x3-PT-1B-LTLFireability-00 22739750 m, 179839 m/sec, 88355903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/211 153/2000 NoC3x3-PT-1B-LTLFireability-00 23518736 m, 155797 m/sec, 91659000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/211 157/2000 NoC3x3-PT-1B-LTLFireability-00 24185128 m, 133278 m/sec, 95063192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/211 162/2000 NoC3x3-PT-1B-LTLFireability-00 24833433 m, 129661 m/sec, 98414550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/211 166/2000 NoC3x3-PT-1B-LTLFireability-00 25558908 m, 145095 m/sec, 101784872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/211 170/2000 NoC3x3-PT-1B-LTLFireability-00 26196911 m, 127600 m/sec, 105118017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/211 175/2000 NoC3x3-PT-1B-LTLFireability-00 26941193 m, 148856 m/sec, 108406919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/211 180/2000 NoC3x3-PT-1B-LTLFireability-00 27609180 m, 133597 m/sec, 111662729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/211 184/2000 NoC3x3-PT-1B-LTLFireability-00 28339733 m, 146110 m/sec, 114940224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/211 189/2000 NoC3x3-PT-1B-LTLFireability-00 28996200 m, 131293 m/sec, 118238230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/211 193/2000 NoC3x3-PT-1B-LTLFireability-00 29637030 m, 128166 m/sec, 121483889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/211 197/2000 NoC3x3-PT-1B-LTLFireability-00 30231859 m, 118965 m/sec, 124773163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/211 200/2000 NoC3x3-PT-1B-LTLFireability-00 30832317 m, 120091 m/sec, 128044201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/211 205/2000 NoC3x3-PT-1B-LTLFireability-00 31502478 m, 134032 m/sec, 131222780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/211 210/2000 NoC3x3-PT-1B-LTLFireability-00 32350499 m, 169604 m/sec, 134167383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/211 216/2000 NoC3x3-PT-1B-LTLFireability-00 33277453 m, 185390 m/sec, 137475813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for NoC3x3-PT-1B-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 NoC3x3-PT-1B-LTLFireability-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-1B-LTLFireability-00
[[35mlola[0m][I] time limit : 3378 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for NoC3x3-PT-1B-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 263
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for NoC3x3-PT-1B-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 NoC3x3-PT-1B-LTLFireability-11
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for NoC3x3-PT-1B-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 263
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 NoC3x3-PT-1B-LTLFireability-10
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for NoC3x3-PT-1B-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 NoC3x3-PT-1B-LTLFireability-10
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for NoC3x3-PT-1B-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 263
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 19 NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 19 NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] time limit : 306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/306 4/2000 NoC3x3-PT-1B-LTLFireability-05 415000 m, 83000 m/sec, 1178459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/306 6/2000 NoC3x3-PT-1B-LTLFireability-05 705452 m, 58090 m/sec, 2335322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/306 7/2000 NoC3x3-PT-1B-LTLFireability-05 878982 m, 34706 m/sec, 3466082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/306 9/2000 NoC3x3-PT-1B-LTLFireability-05 1078256 m, 39854 m/sec, 4592911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/306 11/2000 NoC3x3-PT-1B-LTLFireability-05 1341349 m, 52618 m/sec, 5712929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/306 12/2000 NoC3x3-PT-1B-LTLFireability-05 1597184 m, 51167 m/sec, 6868446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/306 14/2000 NoC3x3-PT-1B-LTLFireability-05 1781813 m, 36925 m/sec, 8029392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/306 15/2000 NoC3x3-PT-1B-LTLFireability-05 2011169 m, 45871 m/sec, 9169870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/306 17/2000 NoC3x3-PT-1B-LTLFireability-05 2271224 m, 52011 m/sec, 10342635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/306 19/2000 NoC3x3-PT-1B-LTLFireability-05 2475441 m, 40843 m/sec, 11471477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/306 20/2000 NoC3x3-PT-1B-LTLFireability-05 2680637 m, 41039 m/sec, 12593439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/306 21/2000 NoC3x3-PT-1B-LTLFireability-05 2890697 m, 42012 m/sec, 13721283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/306 23/2000 NoC3x3-PT-1B-LTLFireability-05 3156161 m, 53092 m/sec, 14891276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/306 25/2000 NoC3x3-PT-1B-LTLFireability-05 3367462 m, 42260 m/sec, 16011912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/306 27/2000 NoC3x3-PT-1B-LTLFireability-05 3610830 m, 48673 m/sec, 17172105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/306 28/2000 NoC3x3-PT-1B-LTLFireability-05 3851862 m, 48206 m/sec, 18300368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/306 30/2000 NoC3x3-PT-1B-LTLFireability-05 4115940 m, 52815 m/sec, 19454621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/306 32/2000 NoC3x3-PT-1B-LTLFireability-05 4369304 m, 50672 m/sec, 20580914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/306 33/2000 NoC3x3-PT-1B-LTLFireability-05 4586128 m, 43364 m/sec, 21760631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/306 36/2000 NoC3x3-PT-1B-LTLFireability-05 4857569 m, 54288 m/sec, 22898866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/306 37/2000 NoC3x3-PT-1B-LTLFireability-05 5109910 m, 50468 m/sec, 24056213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/306 39/2000 NoC3x3-PT-1B-LTLFireability-05 5358279 m, 49673 m/sec, 25156396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/306 42/2000 NoC3x3-PT-1B-LTLFireability-05 5637210 m, 55786 m/sec, 26284866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/306 43/2000 NoC3x3-PT-1B-LTLFireability-05 5876494 m, 47856 m/sec, 27387598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/306 45/2000 NoC3x3-PT-1B-LTLFireability-05 6115290 m, 47759 m/sec, 28525433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/306 47/2000 NoC3x3-PT-1B-LTLFireability-05 6350643 m, 47070 m/sec, 29592737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/306 49/2000 NoC3x3-PT-1B-LTLFireability-05 6618140 m, 53499 m/sec, 30684256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/306 51/2000 NoC3x3-PT-1B-LTLFireability-05 6898795 m, 56131 m/sec, 31740353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/306 53/2000 NoC3x3-PT-1B-LTLFireability-05 7141283 m, 48497 m/sec, 32814244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/306 55/2000 NoC3x3-PT-1B-LTLFireability-05 7399543 m, 51652 m/sec, 33884795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/306 56/2000 NoC3x3-PT-1B-LTLFireability-05 7624849 m, 45061 m/sec, 34999098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/306 58/2000 NoC3x3-PT-1B-LTLFireability-05 7845174 m, 44065 m/sec, 36082083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/306 60/2000 NoC3x3-PT-1B-LTLFireability-05 8099638 m, 50892 m/sec, 37151093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/306 62/2000 NoC3x3-PT-1B-LTLFireability-05 8355567 m, 51185 m/sec, 38222331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/306 64/2000 NoC3x3-PT-1B-LTLFireability-05 8602282 m, 49343 m/sec, 39335695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/306 66/2000 NoC3x3-PT-1B-LTLFireability-05 8877792 m, 55102 m/sec, 40375713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/306 67/2000 NoC3x3-PT-1B-LTLFireability-05 9110279 m, 46497 m/sec, 41472219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/306 69/2000 NoC3x3-PT-1B-LTLFireability-05 9352606 m, 48465 m/sec, 42570755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/306 71/2000 NoC3x3-PT-1B-LTLFireability-05 9610495 m, 51577 m/sec, 43620773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/306 73/2000 NoC3x3-PT-1B-LTLFireability-05 9856604 m, 49221 m/sec, 44674832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/306 74/2000 NoC3x3-PT-1B-LTLFireability-05 10067637 m, 42206 m/sec, 45717207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/306 76/2000 NoC3x3-PT-1B-LTLFireability-05 10330136 m, 52499 m/sec, 46735997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/306 78/2000 NoC3x3-PT-1B-LTLFireability-05 10589506 m, 51874 m/sec, 47758235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/306 80/2000 NoC3x3-PT-1B-LTLFireability-05 10823158 m, 46730 m/sec, 48816984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 225/306 82/2000 NoC3x3-PT-1B-LTLFireability-05 11074681 m, 50304 m/sec, 49837172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 230/306 83/2000 NoC3x3-PT-1B-LTLFireability-05 11326356 m, 50335 m/sec, 50848809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 235/306 85/2000 NoC3x3-PT-1B-LTLFireability-05 11577565 m, 50241 m/sec, 51863319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 240/306 87/2000 NoC3x3-PT-1B-LTLFireability-05 11816773 m, 47841 m/sec, 52895814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 245/306 89/2000 NoC3x3-PT-1B-LTLFireability-05 12040602 m, 44765 m/sec, 53919511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 250/306 90/2000 NoC3x3-PT-1B-LTLFireability-05 12273638 m, 46607 m/sec, 54935864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 255/306 92/2000 NoC3x3-PT-1B-LTLFireability-05 12493889 m, 44050 m/sec, 55956004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 260/306 93/2000 NoC3x3-PT-1B-LTLFireability-05 12694635 m, 40149 m/sec, 57017348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 265/306 95/2000 NoC3x3-PT-1B-LTLFireability-05 12917763 m, 44625 m/sec, 58050167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 270/306 97/2000 NoC3x3-PT-1B-LTLFireability-05 13158860 m, 48219 m/sec, 59065469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 275/306 98/2000 NoC3x3-PT-1B-LTLFireability-05 13371285 m, 42485 m/sec, 60090507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 280/306 100/2000 NoC3x3-PT-1B-LTLFireability-05 13613422 m, 48427 m/sec, 61098667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 285/306 102/2000 NoC3x3-PT-1B-LTLFireability-05 13856192 m, 48554 m/sec, 62110871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 290/306 103/2000 NoC3x3-PT-1B-LTLFireability-05 14099336 m, 48628 m/sec, 63122457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 295/306 105/2000 NoC3x3-PT-1B-LTLFireability-05 14335888 m, 47310 m/sec, 64125553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 300/306 107/2000 NoC3x3-PT-1B-LTLFireability-05 14567534 m, 46329 m/sec, 65142097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 305/306 108/2000 NoC3x3-PT-1B-LTLFireability-05 14784586 m, 43410 m/sec, 66167279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for NoC3x3-PT-1B-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-05: CONJ 0 1 0 0 4 1 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] time limit : 306 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 19 NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] time limit : 3063 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for NoC3x3-PT-1B-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 263
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for NoC3x3-PT-1B-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 NoC3x3-PT-1B-LTLFireability-04
[[35mlola[0m][I] time limit : 340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/340 4/2000 NoC3x3-PT-1B-LTLFireability-04 414044 m, 82808 m/sec, 1174279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/340 6/2000 NoC3x3-PT-1B-LTLFireability-04 702729 m, 57737 m/sec, 2323674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/340 7/2000 NoC3x3-PT-1B-LTLFireability-04 878982 m, 35250 m/sec, 3449082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/340 9/2000 NoC3x3-PT-1B-LTLFireability-04 1072620 m, 38727 m/sec, 4575974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/340 10/2000 NoC3x3-PT-1B-LTLFireability-04 1335078 m, 52491 m/sec, 5690066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/340 12/2000 NoC3x3-PT-1B-LTLFireability-04 1592977 m, 51579 m/sec, 6843488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/340 14/2000 NoC3x3-PT-1B-LTLFireability-04 1776795 m, 36763 m/sec, 8002318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/340 15/2000 NoC3x3-PT-1B-LTLFireability-04 2005886 m, 45818 m/sec, 9136246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/340 17/2000 NoC3x3-PT-1B-LTLFireability-04 2261935 m, 51209 m/sec, 10295588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/340 18/2000 NoC3x3-PT-1B-LTLFireability-04 2463941 m, 40401 m/sec, 11414049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/340 20/2000 NoC3x3-PT-1B-LTLFireability-04 2668988 m, 41009 m/sec, 12536338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/340 21/2000 NoC3x3-PT-1B-LTLFireability-04 2876413 m, 41485 m/sec, 13655654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/340 23/2000 NoC3x3-PT-1B-LTLFireability-04 3143391 m, 53395 m/sec, 14828043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/340 25/2000 NoC3x3-PT-1B-LTLFireability-04 3355407 m, 42403 m/sec, 15947245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/340 26/2000 NoC3x3-PT-1B-LTLFireability-04 3598216 m, 48561 m/sec, 17099262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/340 28/2000 NoC3x3-PT-1B-LTLFireability-04 3828146 m, 45986 m/sec, 18232917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/340 30/2000 NoC3x3-PT-1B-LTLFireability-04 4096923 m, 53755 m/sec, 19402863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/340 32/2000 NoC3x3-PT-1B-LTLFireability-04 4356637 m, 51942 m/sec, 20524203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/340 33/2000 NoC3x3-PT-1B-LTLFireability-04 4573410 m, 43354 m/sec, 21696546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/340 35/2000 NoC3x3-PT-1B-LTLFireability-04 4834113 m, 52140 m/sec, 22833813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/340 37/2000 NoC3x3-PT-1B-LTLFireability-04 5078399 m, 48857 m/sec, 23964729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/340 39/2000 NoC3x3-PT-1B-LTLFireability-04 5327030 m, 49726 m/sec, 25052267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/340 41/2000 NoC3x3-PT-1B-LTLFireability-04 5602647 m, 55123 m/sec, 26180696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/340 43/2000 NoC3x3-PT-1B-LTLFireability-04 5843849 m, 48240 m/sec, 27274118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/340 45/2000 NoC3x3-PT-1B-LTLFireability-04 6078697 m, 46969 m/sec, 28402782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/340 46/2000 NoC3x3-PT-1B-LTLFireability-04 6316967 m, 47654 m/sec, 29458343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/340 48/2000 NoC3x3-PT-1B-LTLFireability-04 6576236 m, 51853 m/sec, 30547815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/340 51/2000 NoC3x3-PT-1B-LTLFireability-04 6876562 m, 60065 m/sec, 31609748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/340 52/2000 NoC3x3-PT-1B-LTLFireability-04 7099967 m, 44681 m/sec, 32693504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/340 54/2000 NoC3x3-PT-1B-LTLFireability-04 7359476 m, 51901 m/sec, 33752739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/340 56/2000 NoC3x3-PT-1B-LTLFireability-04 7599898 m, 48084 m/sec, 34844587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/340 58/2000 NoC3x3-PT-1B-LTLFireability-04 7801640 m, 40348 m/sec, 35924001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/340 60/2000 NoC3x3-PT-1B-LTLFireability-04 8066871 m, 53046 m/sec, 36974124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/340 61/2000 NoC3x3-PT-1B-LTLFireability-04 8311962 m, 49018 m/sec, 38029205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/340 63/2000 NoC3x3-PT-1B-LTLFireability-04 8497190 m, 37045 m/sec, 38907772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/340 64/2000 NoC3x3-PT-1B-LTLFireability-04 8641045 m, 28771 m/sec, 39522803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-07: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-1B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-1B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/340 65/2000 NoC3x3-PT-1B-LTLFireability-04 8741748 m, 20140 m/sec, 39886374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-1B"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-1B, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353600564"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-1B.tgz
mv NoC3x3-PT-1B execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;