About the Execution of LoLA for NeoElection-PT-8
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11405.731 | 3600000.00 | 4864612.00 | 10233.20 | TTT?TFFFT?FTTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353600546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-8, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353600546
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 56M
-rw-r--r-- 1 mcc users 363K Apr 11 20:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.2M Apr 11 20:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9M Apr 11 19:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 6.3M Apr 11 19:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 691K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.7M Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.1M Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 2.8M Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.6M Apr 11 22:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 4.8M Apr 11 22:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.4M Apr 11 21:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12M Apr 11 21:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 25K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 47K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 20M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-00
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-01
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-02
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-03
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-04
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-05
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-06
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-07
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-08
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-09
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-10
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-11
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-12
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-13
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-14
FORMULA_NAME NeoElection-PT-8-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717083025162
FORMULA NeoElection-PT-8-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-8-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 21373 transitions removed,9487 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 NeoElection-PT-8-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 134 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 NeoElection-PT-8-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 NeoElection-PT-8-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for NeoElection-PT-8-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 NeoElection-PT-8-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for NeoElection-PT-8-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for NeoElection-PT-8-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 29920
[[35mlola[0m][I] fired transitions : 32828
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 NeoElection-PT-8-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 NeoElection-PT-8-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for NeoElection-PT-8-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 NeoElection-PT-8-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for NeoElection-PT-8-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 NeoElection-PT-8-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 348 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 NeoElection-PT-8-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 348 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 3 NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 3 NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 3 NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for NeoElection-PT-8-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 2/387 1/2000 NeoElection-PT-8-CTLFireability-2024-09 173894 m, 34778 m/sec, 1172431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 7/387 3/2000 NeoElection-PT-8-CTLFireability-2024-09 479876 m, 61196 m/sec, 3336520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 12/387 4/2000 NeoElection-PT-8-CTLFireability-2024-09 754121 m, 54849 m/sec, 5553561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 17/387 6/2000 NeoElection-PT-8-CTLFireability-2024-09 1039359 m, 57047 m/sec, 7766420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 22/387 7/2000 NeoElection-PT-8-CTLFireability-2024-09 1324941 m, 57116 m/sec, 10076978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 27/387 9/2000 NeoElection-PT-8-CTLFireability-2024-09 1598361 m, 54684 m/sec, 12248370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 32/387 10/2000 NeoElection-PT-8-CTLFireability-2024-09 1877643 m, 55856 m/sec, 14340326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 37/387 11/2000 NeoElection-PT-8-CTLFireability-2024-09 2161956 m, 56862 m/sec, 16479084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 42/387 13/2000 NeoElection-PT-8-CTLFireability-2024-09 2441022 m, 55813 m/sec, 18626747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 47/387 14/2000 NeoElection-PT-8-CTLFireability-2024-09 2710035 m, 53802 m/sec, 20795040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 52/387 15/2000 NeoElection-PT-8-CTLFireability-2024-09 2954916 m, 48976 m/sec, 23028474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 57/387 17/2000 NeoElection-PT-8-CTLFireability-2024-09 3209112 m, 50839 m/sec, 25238715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 62/387 18/2000 NeoElection-PT-8-CTLFireability-2024-09 3457080 m, 49593 m/sec, 27542564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 67/387 19/2000 NeoElection-PT-8-CTLFireability-2024-09 3709341 m, 50452 m/sec, 29732762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 72/387 20/2000 NeoElection-PT-8-CTLFireability-2024-09 3949826 m, 48097 m/sec, 31928548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 77/387 22/2000 NeoElection-PT-8-CTLFireability-2024-09 4208684 m, 51771 m/sec, 34069694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 82/387 23/2000 NeoElection-PT-8-CTLFireability-2024-09 4471863 m, 52635 m/sec, 36224498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 87/387 24/2000 NeoElection-PT-8-CTLFireability-2024-09 4752677 m, 56162 m/sec, 38498684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 92/387 26/2000 NeoElection-PT-8-CTLFireability-2024-09 5025631 m, 54590 m/sec, 40759542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 97/387 27/2000 NeoElection-PT-8-CTLFireability-2024-09 5276072 m, 50088 m/sec, 43051035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 102/387 28/2000 NeoElection-PT-8-CTLFireability-2024-09 5536708 m, 52127 m/sec, 45352032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 107/387 30/2000 NeoElection-PT-8-CTLFireability-2024-09 5794866 m, 51631 m/sec, 47654763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 112/387 31/2000 NeoElection-PT-8-CTLFireability-2024-09 6042484 m, 49523 m/sec, 49896351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 117/387 32/2000 NeoElection-PT-8-CTLFireability-2024-09 6304302 m, 52363 m/sec, 52110224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 122/387 33/2000 NeoElection-PT-8-CTLFireability-2024-09 6564959 m, 52131 m/sec, 54354504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 127/387 35/2000 NeoElection-PT-8-CTLFireability-2024-09 6838599 m, 54728 m/sec, 56499885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 132/387 36/2000 NeoElection-PT-8-CTLFireability-2024-09 7105014 m, 53283 m/sec, 58645680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 137/387 37/2000 NeoElection-PT-8-CTLFireability-2024-09 7352493 m, 49495 m/sec, 60866734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 142/387 39/2000 NeoElection-PT-8-CTLFireability-2024-09 7592745 m, 48050 m/sec, 62978462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 147/387 40/2000 NeoElection-PT-8-CTLFireability-2024-09 7838890 m, 49229 m/sec, 65229102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 152/387 41/2000 NeoElection-PT-8-CTLFireability-2024-09 8083359 m, 48893 m/sec, 67349937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 157/387 42/2000 NeoElection-PT-8-CTLFireability-2024-09 8318601 m, 47048 m/sec, 69533546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 162/387 44/2000 NeoElection-PT-8-CTLFireability-2024-09 8574774 m, 51234 m/sec, 71658260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 167/387 45/2000 NeoElection-PT-8-CTLFireability-2024-09 8831109 m, 51267 m/sec, 73829890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 172/387 46/2000 NeoElection-PT-8-CTLFireability-2024-09 9124417 m, 58661 m/sec, 75987115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 177/387 48/2000 NeoElection-PT-8-CTLFireability-2024-09 9409498 m, 57016 m/sec, 78104156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 182/387 49/2000 NeoElection-PT-8-CTLFireability-2024-09 9665780 m, 51256 m/sec, 80314129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 187/387 50/2000 NeoElection-PT-8-CTLFireability-2024-09 9937094 m, 54262 m/sec, 82500545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 192/387 52/2000 NeoElection-PT-8-CTLFireability-2024-09 10208328 m, 54246 m/sec, 84763943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 197/387 53/2000 NeoElection-PT-8-CTLFireability-2024-09 10463757 m, 51085 m/sec, 86889701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 202/387 54/2000 NeoElection-PT-8-CTLFireability-2024-09 10723621 m, 51972 m/sec, 88926964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 207/387 56/2000 NeoElection-PT-8-CTLFireability-2024-09 10984931 m, 52262 m/sec, 90997595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 212/387 57/2000 NeoElection-PT-8-CTLFireability-2024-09 11257527 m, 54519 m/sec, 93073977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 217/387 58/2000 NeoElection-PT-8-CTLFireability-2024-09 11521230 m, 52740 m/sec, 95199485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 222/387 60/2000 NeoElection-PT-8-CTLFireability-2024-09 11775141 m, 50782 m/sec, 97455983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 227/387 61/2000 NeoElection-PT-8-CTLFireability-2024-09 12029466 m, 50865 m/sec, 99696728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 232/387 62/2000 NeoElection-PT-8-CTLFireability-2024-09 12279710 m, 50048 m/sec, 101987728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 237/387 63/2000 NeoElection-PT-8-CTLFireability-2024-09 12533826 m, 50823 m/sec, 104196589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 242/387 65/2000 NeoElection-PT-8-CTLFireability-2024-09 12770661 m, 47367 m/sec, 106394657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 247/387 66/2000 NeoElection-PT-8-CTLFireability-2024-09 13027389 m, 51345 m/sec, 108515308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 252/387 67/2000 NeoElection-PT-8-CTLFireability-2024-09 13284066 m, 51335 m/sec, 110677125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 257/387 68/2000 NeoElection-PT-8-CTLFireability-2024-09 13533618 m, 49910 m/sec, 112880336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 262/387 70/2000 NeoElection-PT-8-CTLFireability-2024-09 13775429 m, 48362 m/sec, 115062868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 267/387 71/2000 NeoElection-PT-8-CTLFireability-2024-09 13999209 m, 44756 m/sec, 117309089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 272/387 72/2000 NeoElection-PT-8-CTLFireability-2024-09 14225201 m, 45198 m/sec, 119531602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 277/387 73/2000 NeoElection-PT-8-CTLFireability-2024-09 14448284 m, 44616 m/sec, 121777132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 283/387 74/2000 NeoElection-PT-8-CTLFireability-2024-09 14678352 m, 46013 m/sec, 124030088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 288/387 75/2000 NeoElection-PT-8-CTLFireability-2024-09 14895312 m, 43392 m/sec, 126224710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 293/387 76/2000 NeoElection-PT-8-CTLFireability-2024-09 15123653 m, 45668 m/sec, 128422825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 298/387 78/2000 NeoElection-PT-8-CTLFireability-2024-09 15357636 m, 46796 m/sec, 130634523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 303/387 79/2000 NeoElection-PT-8-CTLFireability-2024-09 15603366 m, 49146 m/sec, 132822796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 308/387 80/2000 NeoElection-PT-8-CTLFireability-2024-09 15850509 m, 49428 m/sec, 135110666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 313/387 81/2000 NeoElection-PT-8-CTLFireability-2024-09 16092822 m, 48462 m/sec, 137342983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 318/387 82/2000 NeoElection-PT-8-CTLFireability-2024-09 16312893 m, 44014 m/sec, 139608709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 323/387 84/2000 NeoElection-PT-8-CTLFireability-2024-09 16546855 m, 46792 m/sec, 141862352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 328/387 85/2000 NeoElection-PT-8-CTLFireability-2024-09 16770876 m, 44804 m/sec, 144155012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 333/387 86/2000 NeoElection-PT-8-CTLFireability-2024-09 17002350 m, 46294 m/sec, 146394086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 338/387 87/2000 NeoElection-PT-8-CTLFireability-2024-09 17223546 m, 44239 m/sec, 148653441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 343/387 88/2000 NeoElection-PT-8-CTLFireability-2024-09 17465034 m, 48297 m/sec, 150887156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 348/387 89/2000 NeoElection-PT-8-CTLFireability-2024-09 17704292 m, 47851 m/sec, 153144157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 353/387 91/2000 NeoElection-PT-8-CTLFireability-2024-09 17950818 m, 49305 m/sec, 155332368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 358/387 92/2000 NeoElection-PT-8-CTLFireability-2024-09 18192999 m, 48436 m/sec, 157519561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 363/387 93/2000 NeoElection-PT-8-CTLFireability-2024-09 18417150 m, 44830 m/sec, 159750271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 368/387 94/2000 NeoElection-PT-8-CTLFireability-2024-09 18640580 m, 44686 m/sec, 161967411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 373/387 95/2000 NeoElection-PT-8-CTLFireability-2024-09 18868827 m, 45649 m/sec, 164246524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 378/387 96/2000 NeoElection-PT-8-CTLFireability-2024-09 19097175 m, 45669 m/sec, 166496348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 383/387 97/2000 NeoElection-PT-8-CTLFireability-2024-09 19311522 m, 42869 m/sec, 168647695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 NeoElection-PT-8-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 386 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 NeoElection-PT-8-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 3095 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 5/386 2/5 NeoElection-PT-8-CTLFireability-2024-09 309072 m, -3800490 m/sec, 2153585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 10/386 4/5 NeoElection-PT-8-CTLFireability-2024-09 599693 m, 58124 m/sec, 4275227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 CTL EXCL 15/386 5/5 NeoElection-PT-8-CTLFireability-2024-09 872334 m, 54528 m/sec, 6485127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 NeoElection-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 439 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 NeoElection-PT-8-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 753
[[35mlola[0m][I] fired transitions : 752
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 NeoElection-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 615 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 753
[[35mlola[0m][I] fired transitions : 1506
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 NeoElection-PT-8-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 5/768 2/2000 NeoElection-PT-8-CTLFireability-2024-03 357939 m, 71587 m/sec, 2867576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 10/768 4/2000 NeoElection-PT-8-CTLFireability-2024-03 694068 m, 67225 m/sec, 5753526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 15/768 5/2000 NeoElection-PT-8-CTLFireability-2024-03 1024644 m, 66115 m/sec, 8670385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 20/768 7/2000 NeoElection-PT-8-CTLFireability-2024-03 1348653 m, 64801 m/sec, 11599237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 25/768 8/2000 NeoElection-PT-8-CTLFireability-2024-03 1667244 m, 63718 m/sec, 14484765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 30/768 10/2000 NeoElection-PT-8-CTLFireability-2024-03 2007650 m, 68081 m/sec, 17337278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 35/768 12/2000 NeoElection-PT-8-CTLFireability-2024-03 2347127 m, 67895 m/sec, 20199244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 40/768 13/2000 NeoElection-PT-8-CTLFireability-2024-03 2668683 m, 64311 m/sec, 23122082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 45/768 15/2000 NeoElection-PT-8-CTLFireability-2024-03 2963931 m, 59049 m/sec, 26076330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 50/768 16/2000 NeoElection-PT-8-CTLFireability-2024-03 3263615 m, 59936 m/sec, 29008976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 55/768 17/2000 NeoElection-PT-8-CTLFireability-2024-03 3558819 m, 59040 m/sec, 31970291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 60/768 19/2000 NeoElection-PT-8-CTLFireability-2024-03 3853292 m, 58894 m/sec, 34920755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 65/768 20/2000 NeoElection-PT-8-CTLFireability-2024-03 4156919 m, 60725 m/sec, 37782273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 70/768 22/2000 NeoElection-PT-8-CTLFireability-2024-03 4468407 m, 62297 m/sec, 40667432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 75/768 23/2000 NeoElection-PT-8-CTLFireability-2024-03 4788170 m, 63952 m/sec, 43584857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 80/768 25/2000 NeoElection-PT-8-CTLFireability-2024-03 5097257 m, 61817 m/sec, 46520451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 85/768 26/2000 NeoElection-PT-8-CTLFireability-2024-03 5391804 m, 58909 m/sec, 49417848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 90/768 27/2000 NeoElection-PT-8-CTLFireability-2024-03 5678268 m, 57292 m/sec, 52342869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 95/768 29/2000 NeoElection-PT-8-CTLFireability-2024-03 5976534 m, 59653 m/sec, 55260834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 100/768 30/2000 NeoElection-PT-8-CTLFireability-2024-03 6277950 m, 60283 m/sec, 58180684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 105/768 31/2000 NeoElection-PT-8-CTLFireability-2024-03 6587773 m, 61964 m/sec, 61123622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 110/768 33/2000 NeoElection-PT-8-CTLFireability-2024-03 6909358 m, 64317 m/sec, 63997663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 115/768 34/2000 NeoElection-PT-8-CTLFireability-2024-03 7217385 m, 61605 m/sec, 66829003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 120/768 36/2000 NeoElection-PT-8-CTLFireability-2024-03 7501555 m, 56834 m/sec, 69714187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 125/768 37/2000 NeoElection-PT-8-CTLFireability-2024-03 7794654 m, 58619 m/sec, 72616100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 130/768 39/2000 NeoElection-PT-8-CTLFireability-2024-03 8089809 m, 59031 m/sec, 75500554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 135/768 40/2000 NeoElection-PT-8-CTLFireability-2024-03 8370556 m, 56149 m/sec, 78359936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 140/768 41/2000 NeoElection-PT-8-CTLFireability-2024-03 8675511 m, 60991 m/sec, 81202969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 145/768 43/2000 NeoElection-PT-8-CTLFireability-2024-03 8995638 m, 64025 m/sec, 84000776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 150/768 44/2000 NeoElection-PT-8-CTLFireability-2024-03 9329547 m, 66781 m/sec, 86816964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 155/768 46/2000 NeoElection-PT-8-CTLFireability-2024-03 9636462 m, 61383 m/sec, 89697653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 160/768 47/2000 NeoElection-PT-8-CTLFireability-2024-03 9949635 m, 62634 m/sec, 92559158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 165/768 49/2000 NeoElection-PT-8-CTLFireability-2024-03 10260146 m, 62102 m/sec, 95418985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 170/768 50/2000 NeoElection-PT-8-CTLFireability-2024-03 10556171 m, 59205 m/sec, 98236550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 175/768 52/2000 NeoElection-PT-8-CTLFireability-2024-03 10878534 m, 64472 m/sec, 101030968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 180/768 53/2000 NeoElection-PT-8-CTLFireability-2024-03 11204615 m, 65216 m/sec, 103836872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 185/768 55/2000 NeoElection-PT-8-CTLFireability-2024-03 11521512 m, 63379 m/sec, 106723836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 190/768 56/2000 NeoElection-PT-8-CTLFireability-2024-03 11817252 m, 59148 m/sec, 109664188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 195/768 58/2000 NeoElection-PT-8-CTLFireability-2024-03 12114378 m, 59425 m/sec, 112569729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 200/768 59/2000 NeoElection-PT-8-CTLFireability-2024-03 12404670 m, 58058 m/sec, 115501540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 205/768 60/2000 NeoElection-PT-8-CTLFireability-2024-03 12694958 m, 58057 m/sec, 118388317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 210/768 62/2000 NeoElection-PT-8-CTLFireability-2024-03 12995258 m, 60060 m/sec, 121232745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 215/768 63/2000 NeoElection-PT-8-CTLFireability-2024-03 13299444 m, 60837 m/sec, 124100786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 220/768 65/2000 NeoElection-PT-8-CTLFireability-2024-03 13595118 m, 59134 m/sec, 127046483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 225/768 66/2000 NeoElection-PT-8-CTLFireability-2024-03 13880524 m, 57081 m/sec, 129967931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 230/768 67/2000 NeoElection-PT-8-CTLFireability-2024-03 14144952 m, 52885 m/sec, 132917162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 235/768 69/2000 NeoElection-PT-8-CTLFireability-2024-03 14411679 m, 53345 m/sec, 135809614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 240/768 70/2000 NeoElection-PT-8-CTLFireability-2024-03 14678475 m, 53359 m/sec, 138710436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 245/768 71/2000 NeoElection-PT-8-CTLFireability-2024-03 14939475 m, 52200 m/sec, 141613904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 250/768 72/2000 NeoElection-PT-8-CTLFireability-2024-03 15216624 m, 55429 m/sec, 144496184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 255/768 74/2000 NeoElection-PT-8-CTLFireability-2024-03 15495713 m, 55817 m/sec, 147410393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 260/768 75/2000 NeoElection-PT-8-CTLFireability-2024-03 15786216 m, 58100 m/sec, 150302520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 265/768 76/2000 NeoElection-PT-8-CTLFireability-2024-03 16072974 m, 57351 m/sec, 153213414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 270/768 78/2000 NeoElection-PT-8-CTLFireability-2024-03 16333952 m, 52195 m/sec, 156143554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 275/768 79/2000 NeoElection-PT-8-CTLFireability-2024-03 16601193 m, 53448 m/sec, 159022631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 280/768 80/2000 NeoElection-PT-8-CTLFireability-2024-03 16862698 m, 52301 m/sec, 161895320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 285/768 81/2000 NeoElection-PT-8-CTLFireability-2024-03 17125180 m, 52496 m/sec, 164783233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 290/768 83/2000 NeoElection-PT-8-CTLFireability-2024-03 17402209 m, 55405 m/sec, 167683655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 295/768 84/2000 NeoElection-PT-8-CTLFireability-2024-03 17679003 m, 55358 m/sec, 170595025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 300/768 85/2000 NeoElection-PT-8-CTLFireability-2024-03 17969295 m, 58058 m/sec, 173474049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 305/768 87/2000 NeoElection-PT-8-CTLFireability-2024-03 18251583 m, 56457 m/sec, 176315826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 310/768 88/2000 NeoElection-PT-8-CTLFireability-2024-03 18508908 m, 51465 m/sec, 179202558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 315/768 89/2000 NeoElection-PT-8-CTLFireability-2024-03 18774570 m, 53132 m/sec, 182050315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 320/768 90/2000 NeoElection-PT-8-CTLFireability-2024-03 19031605 m, 51407 m/sec, 184911160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 325/768 91/2000 NeoElection-PT-8-CTLFireability-2024-03 19291907 m, 52060 m/sec, 187737715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 330/768 93/2000 NeoElection-PT-8-CTLFireability-2024-03 19552689 m, 52156 m/sec, 190539516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 335/768 94/2000 NeoElection-PT-8-CTLFireability-2024-03 19825157 m, 54493 m/sec, 193389635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 340/768 95/2000 NeoElection-PT-8-CTLFireability-2024-03 20119176 m, 58803 m/sec, 196192904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 345/768 97/2000 NeoElection-PT-8-CTLFireability-2024-03 20419304 m, 60025 m/sec, 199016645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 350/768 98/2000 NeoElection-PT-8-CTLFireability-2024-03 20695716 m, 55282 m/sec, 201885626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 355/768 99/2000 NeoElection-PT-8-CTLFireability-2024-03 20977455 m, 56347 m/sec, 204727683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 360/768 101/2000 NeoElection-PT-8-CTLFireability-2024-03 21250488 m, 54606 m/sec, 207585163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 365/768 102/2000 NeoElection-PT-8-CTLFireability-2024-03 21526841 m, 55270 m/sec, 210408928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 370/768 103/2000 NeoElection-PT-8-CTLFireability-2024-03 21808199 m, 56271 m/sec, 213194665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 375/768 105/2000 NeoElection-PT-8-CTLFireability-2024-03 22095017 m, 57363 m/sec, 216029340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 380/768 106/2000 NeoElection-PT-8-CTLFireability-2024-03 22407102 m, 62417 m/sec, 218834607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 385/768 108/2000 NeoElection-PT-8-CTLFireability-2024-03 22715505 m, 61680 m/sec, 221653982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 390/768 109/2000 NeoElection-PT-8-CTLFireability-2024-03 22990879 m, 55074 m/sec, 224466769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 395/768 110/2000 NeoElection-PT-8-CTLFireability-2024-03 23274882 m, 56800 m/sec, 227253631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 400/768 111/2000 NeoElection-PT-8-CTLFireability-2024-03 23557228 m, 56469 m/sec, 230037069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 405/768 113/2000 NeoElection-PT-8-CTLFireability-2024-03 23832003 m, 54955 m/sec, 232832438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 410/768 114/2000 NeoElection-PT-8-CTLFireability-2024-03 24133227 m, 60244 m/sec, 235650404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 415/768 115/2000 NeoElection-PT-8-CTLFireability-2024-03 24435474 m, 60449 m/sec, 238477878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 420/768 117/2000 NeoElection-PT-8-CTLFireability-2024-03 24717808 m, 56466 m/sec, 241343219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 425/768 118/2000 NeoElection-PT-8-CTLFireability-2024-03 24996513 m, 55741 m/sec, 244230698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 430/768 119/2000 NeoElection-PT-8-CTLFireability-2024-03 25258844 m, 52466 m/sec, 247136761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 435/768 120/2000 NeoElection-PT-8-CTLFireability-2024-03 25518822 m, 51995 m/sec, 249972938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 440/768 122/2000 NeoElection-PT-8-CTLFireability-2024-03 25782138 m, 52663 m/sec, 252812268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 445/768 123/2000 NeoElection-PT-8-CTLFireability-2024-03 26037329 m, 51038 m/sec, 255671301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 450/768 124/2000 NeoElection-PT-8-CTLFireability-2024-03 26315013 m, 55536 m/sec, 258547643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 455/768 125/2000 NeoElection-PT-8-CTLFireability-2024-03 26591304 m, 55258 m/sec, 261427429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 460/768 127/2000 NeoElection-PT-8-CTLFireability-2024-03 26870595 m, 55858 m/sec, 264204488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 465/768 128/2000 NeoElection-PT-8-CTLFireability-2024-03 27146442 m, 55169 m/sec, 266994834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 470/768 129/2000 NeoElection-PT-8-CTLFireability-2024-03 27396622 m, 50036 m/sec, 269819516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 475/768 130/2000 NeoElection-PT-8-CTLFireability-2024-03 27659923 m, 52660 m/sec, 272640051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 480/768 131/2000 NeoElection-PT-8-CTLFireability-2024-03 27910593 m, 50134 m/sec, 275417009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 485/768 133/2000 NeoElection-PT-8-CTLFireability-2024-03 28166056 m, 51092 m/sec, 278197452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 490/768 134/2000 NeoElection-PT-8-CTLFireability-2024-03 28427277 m, 52244 m/sec, 280991853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 495/768 135/2000 NeoElection-PT-8-CTLFireability-2024-03 28694469 m, 53438 m/sec, 283792404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 500/768 136/2000 NeoElection-PT-8-CTLFireability-2024-03 28979395 m, 56985 m/sec, 286614090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 505/768 138/2000 NeoElection-PT-8-CTLFireability-2024-03 29259258 m, 55972 m/sec, 289433550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 510/768 139/2000 NeoElection-PT-8-CTLFireability-2024-03 29519711 m, 52090 m/sec, 292280031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 515/768 140/2000 NeoElection-PT-8-CTLFireability-2024-03 29783624 m, 52782 m/sec, 295115345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 520/768 141/2000 NeoElection-PT-8-CTLFireability-2024-03 30034249 m, 50125 m/sec, 297931469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 525/768 142/2000 NeoElection-PT-8-CTLFireability-2024-03 30295756 m, 52301 m/sec, 300734776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 530/768 143/2000 NeoElection-PT-8-CTLFireability-2024-03 30552581 m, 51365 m/sec, 303594916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 535/768 145/2000 NeoElection-PT-8-CTLFireability-2024-03 30829485 m, 55380 m/sec, 306443148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 540/768 146/2000 NeoElection-PT-8-CTLFireability-2024-03 31120593 m, 58221 m/sec, 309299670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 545/768 147/2000 NeoElection-PT-8-CTLFireability-2024-03 31420370 m, 59955 m/sec, 312152907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 550/768 149/2000 NeoElection-PT-8-CTLFireability-2024-03 31706877 m, 57301 m/sec, 315012524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 555/768 150/2000 NeoElection-PT-8-CTLFireability-2024-03 31987606 m, 56145 m/sec, 317863070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 560/768 151/2000 NeoElection-PT-8-CTLFireability-2024-03 32256770 m, 53832 m/sec, 320700087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 565/768 153/2000 NeoElection-PT-8-CTLFireability-2024-03 32536359 m, 55917 m/sec, 323520622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 570/768 154/2000 NeoElection-PT-8-CTLFireability-2024-03 32808180 m, 54364 m/sec, 326340379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 575/768 155/2000 NeoElection-PT-8-CTLFireability-2024-03 33103726 m, 59109 m/sec, 329189288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 580/768 157/2000 NeoElection-PT-8-CTLFireability-2024-03 33414911 m, 62237 m/sec, 332026840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 585/768 158/2000 NeoElection-PT-8-CTLFireability-2024-03 33726912 m, 62400 m/sec, 334859490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 590/768 159/2000 NeoElection-PT-8-CTLFireability-2024-03 34011872 m, 56992 m/sec, 337735194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 595/768 161/2000 NeoElection-PT-8-CTLFireability-2024-03 34303494 m, 58324 m/sec, 340585935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 600/768 162/2000 NeoElection-PT-8-CTLFireability-2024-03 34590288 m, 57358 m/sec, 343459943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 605/768 163/2000 NeoElection-PT-8-CTLFireability-2024-03 34875378 m, 57018 m/sec, 346312962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 610/768 165/2000 NeoElection-PT-8-CTLFireability-2024-03 35169933 m, 58911 m/sec, 349094009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 615/768 166/2000 NeoElection-PT-8-CTLFireability-2024-03 35470026 m, 60018 m/sec, 351918104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 620/768 168/2000 NeoElection-PT-8-CTLFireability-2024-03 35760255 m, 58045 m/sec, 354815082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 625/768 169/2000 NeoElection-PT-8-CTLFireability-2024-03 36041019 m, 56152 m/sec, 357683384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 630/768 170/2000 NeoElection-PT-8-CTLFireability-2024-03 36301849 m, 52166 m/sec, 360599476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 635/768 172/2000 NeoElection-PT-8-CTLFireability-2024-03 36569015 m, 53433 m/sec, 363490198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 640/768 173/2000 NeoElection-PT-8-CTLFireability-2024-03 36834546 m, 53106 m/sec, 366386106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 645/768 174/2000 NeoElection-PT-8-CTLFireability-2024-03 37092804 m, 51651 m/sec, 369248004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 650/768 175/2000 NeoElection-PT-8-CTLFireability-2024-03 37363781 m, 54195 m/sec, 372072179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 655/768 177/2000 NeoElection-PT-8-CTLFireability-2024-03 37636079 m, 54459 m/sec, 374934345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 660/768 178/2000 NeoElection-PT-8-CTLFireability-2024-03 37921404 m, 57065 m/sec, 377762745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 665/768 179/2000 NeoElection-PT-8-CTLFireability-2024-03 38203669 m, 56453 m/sec, 380604502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 670/768 180/2000 NeoElection-PT-8-CTLFireability-2024-03 38459625 m, 51191 m/sec, 383478519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 675/768 182/2000 NeoElection-PT-8-CTLFireability-2024-03 38724683 m, 53011 m/sec, 386318951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 680/768 183/2000 NeoElection-PT-8-CTLFireability-2024-03 38978809 m, 50825 m/sec, 389149210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 685/768 184/2000 NeoElection-PT-8-CTLFireability-2024-03 39240405 m, 52319 m/sec, 391987635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 690/768 185/2000 NeoElection-PT-8-CTLFireability-2024-03 39505809 m, 53080 m/sec, 394836714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 695/768 186/2000 NeoElection-PT-8-CTLFireability-2024-03 39779229 m, 54684 m/sec, 397699371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 700/768 188/2000 NeoElection-PT-8-CTLFireability-2024-03 40063302 m, 56814 m/sec, 400511331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 705/768 189/2000 NeoElection-PT-8-CTLFireability-2024-03 40338981 m, 55135 m/sec, 403289932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 710/768 190/2000 NeoElection-PT-8-CTLFireability-2024-03 40599009 m, 52005 m/sec, 406127204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 715/768 192/2000 NeoElection-PT-8-CTLFireability-2024-03 40860014 m, 52201 m/sec, 408935706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 720/768 193/2000 NeoElection-PT-8-CTLFireability-2024-03 41113545 m, 50706 m/sec, 411779658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 725/768 194/2000 NeoElection-PT-8-CTLFireability-2024-03 41374662 m, 52223 m/sec, 414575794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 730/768 195/2000 NeoElection-PT-8-CTLFireability-2024-03 41624840 m, 50035 m/sec, 417369743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 735/768 196/2000 NeoElection-PT-8-CTLFireability-2024-03 41895730 m, 54178 m/sec, 420153053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 740/768 198/2000 NeoElection-PT-8-CTLFireability-2024-03 42172230 m, 55300 m/sec, 422915025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 745/768 199/2000 NeoElection-PT-8-CTLFireability-2024-03 42466910 m, 58936 m/sec, 425717967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 750/768 201/2000 NeoElection-PT-8-CTLFireability-2024-03 42752191 m, 57056 m/sec, 428501602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 755/768 202/2000 NeoElection-PT-8-CTLFireability-2024-03 43025036 m, 54569 m/sec, 431314966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 760/768 203/2000 NeoElection-PT-8-CTLFireability-2024-03 43298948 m, 54782 m/sec, 434153917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 765/768 204/2000 NeoElection-PT-8-CTLFireability-2024-03 43576959 m, 55602 m/sec, 436956382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 18 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-02: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 10 NeoElection-PT-8-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 NeoElection-PT-8-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 2305 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 753
[[35mlola[0m][I] fired transitions : 752
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 5/1152 2/5 NeoElection-PT-8-CTLFireability-2024-03 353736 m, -8644644 m/sec, 2836145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 10/1152 4/5 NeoElection-PT-8-CTLFireability-2024-03 689373 m, 67127 m/sec, 5708314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 CTL EXCL 15/1152 5/5 NeoElection-PT-8-CTLFireability-2024-03 1018401 m, 65805 m/sec, 8612746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 18 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 2
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 3 NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 2285 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for NeoElection-PT-8-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-03: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-8-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-8-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-8-CTLFireability-2024-06: CTL false CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-8"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-8, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353600546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-8.tgz
mv NeoElection-PT-8 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;