About the Execution of LoLA for NeoElection-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 785440.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353600540.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-7, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353600540
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 29M
-rw-r--r-- 1 mcc users 704K Apr 11 19:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.4M Apr 11 19:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 651K Apr 11 18:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.2M Apr 11 18:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 846K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.9M Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 543K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.4M Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 901K Apr 11 21:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.6M Apr 11 21:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 492K Apr 11 20:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 20:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 104K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 185K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 13M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-7-LTLFireability-00
FORMULA_NAME NeoElection-PT-7-LTLFireability-01
FORMULA_NAME NeoElection-PT-7-LTLFireability-02
FORMULA_NAME NeoElection-PT-7-LTLFireability-03
FORMULA_NAME NeoElection-PT-7-LTLFireability-04
FORMULA_NAME NeoElection-PT-7-LTLFireability-05
FORMULA_NAME NeoElection-PT-7-LTLFireability-06
FORMULA_NAME NeoElection-PT-7-LTLFireability-07
FORMULA_NAME NeoElection-PT-7-LTLFireability-08
FORMULA_NAME NeoElection-PT-7-LTLFireability-09
FORMULA_NAME NeoElection-PT-7-LTLFireability-10
FORMULA_NAME NeoElection-PT-7-LTLFireability-11
FORMULA_NAME NeoElection-PT-7-LTLFireability-12
FORMULA_NAME NeoElection-PT-7-LTLFireability-13
FORMULA_NAME NeoElection-PT-7-LTLFireability-14
FORMULA_NAME NeoElection-PT-7-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717082670027
BK_STOP 1717083455467
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 NeoElection-PT-7-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 NeoElection-PT-7-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for NeoElection-PT-7-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for NeoElection-PT-7-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 13502 transitions removed,6688 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 NeoElection-PT-7-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for NeoElection-PT-7-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NeoElection-PT-7-LTLFireability-01
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NeoElection-PT-7-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568
[[35mlola[0m][I] fired transitions : 568
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 NeoElection-PT-7-LTLFireability-03
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for NeoElection-PT-7-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568
[[35mlola[0m][I] fired transitions : 568
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 19 NeoElection-PT-7-LTLFireability-05
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for NeoElection-PT-7-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 338
[[35mlola[0m][I] fired transitions : 338
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 NeoElection-PT-7-LTLFireability-10
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 3/322 6/2000 NeoElection-PT-7-LTLFireability-10 831258 m, 166251 m/sec, 2317837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 8/322 14/2000 NeoElection-PT-7-LTLFireability-10 1942455 m, 222239 m/sec, 5940947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 13/322 22/2000 NeoElection-PT-7-LTLFireability-10 3159050 m, 243319 m/sec, 9535014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 18/322 30/2000 NeoElection-PT-7-LTLFireability-10 4251599 m, 218509 m/sec, 13105440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 23/322 37/2000 NeoElection-PT-7-LTLFireability-10 5220282 m, 193736 m/sec, 16653972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 28/322 45/2000 NeoElection-PT-7-LTLFireability-10 6399822 m, 235908 m/sec, 20225824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 33/322 52/2000 NeoElection-PT-7-LTLFireability-10 7421466 m, 204328 m/sec, 23936272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 38/322 59/2000 NeoElection-PT-7-LTLFireability-10 8439054 m, 203517 m/sec, 27618234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 43/322 66/2000 NeoElection-PT-7-LTLFireability-10 9467826 m, 205754 m/sec, 31249850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 48/322 73/2000 NeoElection-PT-7-LTLFireability-10 10403378 m, 187110 m/sec, 34781543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 53/322 79/2000 NeoElection-PT-7-LTLFireability-10 11259648 m, 171254 m/sec, 38340082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 58/322 86/2000 NeoElection-PT-7-LTLFireability-10 12342736 m, 216617 m/sec, 41965451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 63/322 93/2000 NeoElection-PT-7-LTLFireability-10 13333536 m, 198160 m/sec, 45546222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 68/322 100/2000 NeoElection-PT-7-LTLFireability-10 14289338 m, 191160 m/sec, 49079877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 73/322 107/2000 NeoElection-PT-7-LTLFireability-10 15312324 m, 204597 m/sec, 52594328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 78/322 113/2000 NeoElection-PT-7-LTLFireability-10 16236588 m, 184852 m/sec, 56100133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 83/322 119/2000 NeoElection-PT-7-LTLFireability-10 17066790 m, 166040 m/sec, 59545176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 88/322 126/2000 NeoElection-PT-7-LTLFireability-10 18097069 m, 206055 m/sec, 63015600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 93/322 134/2000 NeoElection-PT-7-LTLFireability-10 19283320 m, 237250 m/sec, 66619945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 98/322 142/2000 NeoElection-PT-7-LTLFireability-10 20417124 m, 226760 m/sec, 70161995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 103/322 150/2000 NeoElection-PT-7-LTLFireability-10 21569748 m, 230524 m/sec, 73710346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 108/322 157/2000 NeoElection-PT-7-LTLFireability-10 22615200 m, 209090 m/sec, 77212444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 113/322 164/2000 NeoElection-PT-7-LTLFireability-10 23647678 m, 206495 m/sec, 80680701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 118/322 172/2000 NeoElection-PT-7-LTLFireability-10 24745668 m, 219598 m/sec, 84246868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 123/322 179/2000 NeoElection-PT-7-LTLFireability-10 25703820 m, 191630 m/sec, 87833814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 128/322 186/2000 NeoElection-PT-7-LTLFireability-10 26708370 m, 200910 m/sec, 91340832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 133/322 193/2000 NeoElection-PT-7-LTLFireability-10 27687990 m, 195924 m/sec, 94942688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 138/322 199/2000 NeoElection-PT-7-LTLFireability-10 28579722 m, 178346 m/sec, 98398949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 143/322 205/2000 NeoElection-PT-7-LTLFireability-10 29477366 m, 179528 m/sec, 101903333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 148/322 212/2000 NeoElection-PT-7-LTLFireability-10 30508318 m, 206190 m/sec, 105351818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 153/322 219/2000 NeoElection-PT-7-LTLFireability-10 31453078 m, 188952 m/sec, 108858321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 158/322 225/2000 NeoElection-PT-7-LTLFireability-10 32409360 m, 191256 m/sec, 112275330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 163/322 232/2000 NeoElection-PT-7-LTLFireability-10 33367122 m, 191552 m/sec, 115689316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 168/322 238/2000 NeoElection-PT-7-LTLFireability-10 34264796 m, 179534 m/sec, 119076438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 173/322 243/2000 NeoElection-PT-7-LTLFireability-10 35053829 m, 157806 m/sec, 122416967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 178/322 250/2000 NeoElection-PT-7-LTLFireability-10 36041998 m, 197633 m/sec, 125859696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 183/322 257/2000 NeoElection-PT-7-LTLFireability-10 36947184 m, 181037 m/sec, 129455680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 188/322 262/2000 NeoElection-PT-7-LTLFireability-10 37773072 m, 165177 m/sec, 132991591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 193/322 268/2000 NeoElection-PT-7-LTLFireability-10 38666414 m, 178668 m/sec, 136501663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 198/322 274/2000 NeoElection-PT-7-LTLFireability-10 39517152 m, 170147 m/sec, 140068697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 203/322 280/2000 NeoElection-PT-7-LTLFireability-10 40315992 m, 159768 m/sec, 143484905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 208/322 285/2000 NeoElection-PT-7-LTLFireability-10 41041903 m, 145182 m/sec, 146938791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 213/322 292/2000 NeoElection-PT-7-LTLFireability-10 42008116 m, 193242 m/sec, 150479312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 218/322 300/2000 NeoElection-PT-7-LTLFireability-10 43143138 m, 227004 m/sec, 154131438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 223/322 307/2000 NeoElection-PT-7-LTLFireability-10 44220778 m, 215528 m/sec, 157710480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 228/322 315/2000 NeoElection-PT-7-LTLFireability-10 45357610 m, 227366 m/sec, 161351969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 233/322 322/2000 NeoElection-PT-7-LTLFireability-10 46368318 m, 202141 m/sec, 164866315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 238/322 329/2000 NeoElection-PT-7-LTLFireability-10 47345564 m, 195449 m/sec, 168402206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 243/322 336/2000 NeoElection-PT-7-LTLFireability-10 48441732 m, 219233 m/sec, 171939503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 248/322 344/2000 NeoElection-PT-7-LTLFireability-10 49469192 m, 205492 m/sec, 175502984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 253/322 350/2000 NeoElection-PT-7-LTLFireability-10 50415542 m, 189270 m/sec, 179136936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 258/322 357/2000 NeoElection-PT-7-LTLFireability-10 51342392 m, 185370 m/sec, 182696398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 263/322 363/2000 NeoElection-PT-7-LTLFireability-10 52213446 m, 174210 m/sec, 186101387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 268/322 370/2000 NeoElection-PT-7-LTLFireability-10 53256552 m, 208621 m/sec, 189531111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 273/322 377/2000 NeoElection-PT-7-LTLFireability-10 54210642 m, 190818 m/sec, 192984430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 278/322 383/2000 NeoElection-PT-7-LTLFireability-10 55110998 m, 180071 m/sec, 196482567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 283/322 389/2000 NeoElection-PT-7-LTLFireability-10 56010890 m, 179978 m/sec, 199890307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 288/322 395/2000 NeoElection-PT-7-LTLFireability-10 56871198 m, 172061 m/sec, 203320124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 293/322 401/2000 NeoElection-PT-7-LTLFireability-10 57683487 m, 162457 m/sec, 206808444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 298/322 407/2000 NeoElection-PT-7-LTLFireability-10 58546236 m, 172549 m/sec, 210276729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 303/322 414/2000 NeoElection-PT-7-LTLFireability-10 59542502 m, 199253 m/sec, 213816800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 308/322 421/2000 NeoElection-PT-7-LTLFireability-10 60577170 m, 206933 m/sec, 217254514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 313/322 427/2000 NeoElection-PT-7-LTLFireability-10 61542942 m, 193154 m/sec, 220669912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 318/322 434/2000 NeoElection-PT-7-LTLFireability-10 62432406 m, 177892 m/sec, 224122331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for NeoElection-PT-7-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 NeoElection-PT-7-LTLFireability-15
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 NeoElection-PT-7-LTLFireability-10
[[35mlola[0m][I] time limit : 3224 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for NeoElection-PT-7-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568
[[35mlola[0m][I] fired transitions : 568
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for NeoElection-PT-7-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 NeoElection-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for NeoElection-PT-7-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568
[[35mlola[0m][I] fired transitions : 568
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 NeoElection-PT-7-LTLFireability-13
[[35mlola[0m][I] time limit : 402 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for NeoElection-PT-7-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 568
[[35mlola[0m][I] fired transitions : 568
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 NeoElection-PT-7-LTLFireability-11
[[35mlola[0m][I] time limit : 459 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/459 5/2000 NeoElection-PT-7-LTLFireability-11 722678 m, 144535 m/sec, 3871687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/459 10/2000 NeoElection-PT-7-LTLFireability-11 1449391 m, 145342 m/sec, 7885068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/459 15/2000 NeoElection-PT-7-LTLFireability-11 2148288 m, 139779 m/sec, 11817802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/459 20/2000 NeoElection-PT-7-LTLFireability-11 2868857 m, 144113 m/sec, 15747233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/459 25/2000 NeoElection-PT-7-LTLFireability-11 3556856 m, 137599 m/sec, 19779168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/459 29/2000 NeoElection-PT-7-LTLFireability-11 4209715 m, 130571 m/sec, 23686333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/459 33/2000 NeoElection-PT-7-LTLFireability-11 4851601 m, 128377 m/sec, 27555028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/459 38/2000 NeoElection-PT-7-LTLFireability-11 5540011 m, 137682 m/sec, 31492762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/459 42/2000 NeoElection-PT-7-LTLFireability-11 6207645 m, 133526 m/sec, 35387143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/459 47/2000 NeoElection-PT-7-LTLFireability-11 6861805 m, 130832 m/sec, 39260729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/459 51/2000 NeoElection-PT-7-LTLFireability-11 7519079 m, 131454 m/sec, 43294105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/459 55/2000 NeoElection-PT-7-LTLFireability-11 8121426 m, 120469 m/sec, 47260348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/459 59/2000 NeoElection-PT-7-LTLFireability-11 8734826 m, 122680 m/sec, 51271021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/459 63/2000 NeoElection-PT-7-LTLFireability-11 9325892 m, 118213 m/sec, 55206294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/459 67/2000 NeoElection-PT-7-LTLFireability-11 9931901 m, 121201 m/sec, 59121544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/459 71/2000 NeoElection-PT-7-LTLFireability-11 10512776 m, 116175 m/sec, 63111989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/459 75/2000 NeoElection-PT-7-LTLFireability-11 11078443 m, 113133 m/sec, 67030035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/459 79/2000 NeoElection-PT-7-LTLFireability-11 11632549 m, 110821 m/sec, 70917461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/459 83/2000 NeoElection-PT-7-LTLFireability-11 12194695 m, 112429 m/sec, 74763929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/459 87/2000 NeoElection-PT-7-LTLFireability-11 12768511 m, 114763 m/sec, 78617626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 105/459 90/2000 NeoElection-PT-7-LTLFireability-11 13322359 m, 110769 m/sec, 82453094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 110/459 94/2000 NeoElection-PT-7-LTLFireability-11 13869037 m, 109335 m/sec, 86256978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 115/459 98/2000 NeoElection-PT-7-LTLFireability-11 14455355 m, 117263 m/sec, 90084529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 120/459 102/2000 NeoElection-PT-7-LTLFireability-11 15038251 m, 116579 m/sec, 93864809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 125/459 106/2000 NeoElection-PT-7-LTLFireability-11 15616977 m, 115745 m/sec, 97665343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 130/459 110/2000 NeoElection-PT-7-LTLFireability-11 16183429 m, 113290 m/sec, 101422122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 135/459 114/2000 NeoElection-PT-7-LTLFireability-11 16765131 m, 116340 m/sec, 105187187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 140/459 117/2000 NeoElection-PT-7-LTLFireability-11 17337943 m, 114562 m/sec, 109000283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 145/459 121/2000 NeoElection-PT-7-LTLFireability-11 17876605 m, 107732 m/sec, 112764595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 150/459 125/2000 NeoElection-PT-7-LTLFireability-11 18422715 m, 109222 m/sec, 116553393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 155/459 128/2000 NeoElection-PT-7-LTLFireability-11 18947337 m, 104924 m/sec, 120273489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 160/459 132/2000 NeoElection-PT-7-LTLFireability-11 19519869 m, 114506 m/sec, 124044707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 165/459 136/2000 NeoElection-PT-7-LTLFireability-11 20060305 m, 108087 m/sec, 127777279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 170/459 139/2000 NeoElection-PT-7-LTLFireability-11 20603979 m, 108734 m/sec, 131537066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 175/459 143/2000 NeoElection-PT-7-LTLFireability-11 21132181 m, 105640 m/sec, 135228804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 180/459 147/2000 NeoElection-PT-7-LTLFireability-11 21754179 m, 124399 m/sec, 139156927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 185/459 151/2000 NeoElection-PT-7-LTLFireability-11 22342320 m, 117628 m/sec, 142998238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 190/459 155/2000 NeoElection-PT-7-LTLFireability-11 22928027 m, 117141 m/sec, 146850340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 195/459 159/2000 NeoElection-PT-7-LTLFireability-11 23503441 m, 115082 m/sec, 150654597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 200/459 163/2000 NeoElection-PT-7-LTLFireability-11 24094601 m, 118232 m/sec, 154476788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 205/459 167/2000 NeoElection-PT-7-LTLFireability-11 24654476 m, 111975 m/sec, 158332239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 210/459 170/2000 NeoElection-PT-7-LTLFireability-11 25205695 m, 110243 m/sec, 162171811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 215/459 174/2000 NeoElection-PT-7-LTLFireability-11 25748529 m, 108566 m/sec, 165969318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 220/459 178/2000 NeoElection-PT-7-LTLFireability-11 26304973 m, 111288 m/sec, 169788284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 225/459 182/2000 NeoElection-PT-7-LTLFireability-11 26871833 m, 113372 m/sec, 173585457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 230/459 185/2000 NeoElection-PT-7-LTLFireability-11 27408391 m, 107311 m/sec, 177309475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 235/459 189/2000 NeoElection-PT-7-LTLFireability-11 27943806 m, 107083 m/sec, 181017048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 240/459 193/2000 NeoElection-PT-7-LTLFireability-11 28561741 m, 123587 m/sec, 184818910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 245/459 197/2000 NeoElection-PT-7-LTLFireability-11 29212153 m, 130082 m/sec, 188644673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 250/459 202/2000 NeoElection-PT-7-LTLFireability-11 29869153 m, 131400 m/sec, 192476999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 255/459 206/2000 NeoElection-PT-7-LTLFireability-11 30495091 m, 125187 m/sec, 196210443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 260/459 211/2000 NeoElection-PT-7-LTLFireability-11 31146048 m, 130191 m/sec, 199988186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 265/459 215/2000 NeoElection-PT-7-LTLFireability-11 31755577 m, 121905 m/sec, 203789168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 270/459 219/2000 NeoElection-PT-7-LTLFireability-11 32357657 m, 120416 m/sec, 207584543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 275/459 223/2000 NeoElection-PT-7-LTLFireability-11 32945795 m, 117627 m/sec, 211315676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 280/459 227/2000 NeoElection-PT-7-LTLFireability-11 33588343 m, 128509 m/sec, 215168731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 285/459 231/2000 NeoElection-PT-7-LTLFireability-11 34192994 m, 120930 m/sec, 218936593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 290/459 235/2000 NeoElection-PT-7-LTLFireability-11 34802219 m, 121845 m/sec, 222721597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 295/459 239/2000 NeoElection-PT-7-LTLFireability-11 35404847 m, 120525 m/sec, 226502546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 300/459 243/2000 NeoElection-PT-7-LTLFireability-11 36027145 m, 124459 m/sec, 230496349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 305/459 247/2000 NeoElection-PT-7-LTLFireability-11 36626965 m, 119964 m/sec, 234447776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 310/459 251/2000 NeoElection-PT-7-LTLFireability-11 37210747 m, 116756 m/sec, 238310134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 315/459 255/2000 NeoElection-PT-7-LTLFireability-11 37791959 m, 116242 m/sec, 242100598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 320/459 259/2000 NeoElection-PT-7-LTLFireability-11 38378911 m, 117390 m/sec, 245959964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 325/459 263/2000 NeoElection-PT-7-LTLFireability-11 38933785 m, 110974 m/sec, 249804671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 330/459 267/2000 NeoElection-PT-7-LTLFireability-11 39485949 m, 110432 m/sec, 253684727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 335/459 270/2000 NeoElection-PT-7-LTLFireability-11 40029691 m, 108748 m/sec, 257493811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 340/459 274/2000 NeoElection-PT-7-LTLFireability-11 40612927 m, 116647 m/sec, 261359025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 345/459 278/2000 NeoElection-PT-7-LTLFireability-11 41155513 m, 108517 m/sec, 265150058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 350/459 282/2000 NeoElection-PT-7-LTLFireability-11 41717785 m, 112454 m/sec, 268991208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 355/459 285/2000 NeoElection-PT-7-LTLFireability-11 42252236 m, 106890 m/sec, 272717814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 360/459 289/2000 NeoElection-PT-7-LTLFireability-11 42790225 m, 107597 m/sec, 276576085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 365/459 292/2000 NeoElection-PT-7-LTLFireability-11 43279109 m, 97776 m/sec, 280321811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 370/459 296/2000 NeoElection-PT-7-LTLFireability-11 43785727 m, 101323 m/sec, 284158511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 375/459 299/2000 NeoElection-PT-7-LTLFireability-11 44283373 m, 99529 m/sec, 287908483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 380/459 302/2000 NeoElection-PT-7-LTLFireability-11 44779637 m, 99252 m/sec, 291659013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 385/459 306/2000 NeoElection-PT-7-LTLFireability-11 45281731 m, 100418 m/sec, 295423211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 390/459 309/2000 NeoElection-PT-7-LTLFireability-11 45756811 m, 95016 m/sec, 299186904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 395/459 312/2000 NeoElection-PT-7-LTLFireability-11 46226455 m, 93928 m/sec, 302897474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-LTLFireability-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 400/459 315/2000 NeoElection-PT-7-LTLFireability-11 46695173 m, 93743 m/sec, 306637809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 417 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-7"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-7, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353600540"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-7.tgz
mv NeoElection-PT-7 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;