About the Execution of LoLA for NeoElection-PT-7
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1240815.00 | 0.00 | 0.00 | F??F?????T?TFFF? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353600538.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353600538
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 29M
-rw-r--r-- 1 mcc users 704K Apr 11 19:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.4M Apr 11 19:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 651K Apr 11 18:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.2M Apr 11 18:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 846K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.9M Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 543K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.4M Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 901K Apr 11 21:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.6M Apr 11 21:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 492K Apr 11 20:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 20:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 104K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 185K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 13M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-00
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-01
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-02
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-03
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-04
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-05
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-06
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-07
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-08
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-09
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-10
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-11
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-12
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-13
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-14
FORMULA_NAME NeoElection-PT-7-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717082090939
FORMULA NeoElection-PT-7-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-7-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717083331754
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 13502 transitions removed,6688 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 1 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 NeoElection-PT-7-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 155 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EQUN) for 3 NeoElection-PT-7-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 3 NeoElection-PT-7-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 NeoElection-PT-7-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 NeoElection-PT-7-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 NeoElection-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 NeoElection-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 NeoElection-PT-7-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for NeoElection-PT-7-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for NeoElection-PT-7-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for NeoElection-PT-7-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for NeoElection-PT-7-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 NeoElection-PT-7-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for NeoElection-PT-7-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 51 (type EQUN) for NeoElection-PT-7-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 NeoElection-PT-7-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for NeoElection-PT-7-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 6 NeoElection-PT-7-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for NeoElection-PT-7-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/396 3/2000 NeoElection-PT-7-CTLFireability-2024-07 539106 m, 107821 m/sec, 1040012 t fired, .
[[35mlola[0m][.] 53 EF STEQ 5/3568 0/5 NeoElection-PT-7-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/396 5/2000 NeoElection-PT-7-CTLFireability-2024-07 1075189 m, 107216 m/sec, 2165452 t fired, .
[[35mlola[0m][.] 53 EF STEQ 10/3568 0/5 NeoElection-PT-7-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/396 8/2000 NeoElection-PT-7-CTLFireability-2024-07 1663807 m, 117723 m/sec, 3258365 t fired, .
[[35mlola[0m][.] 53 EF STEQ 15/3568 0/5 NeoElection-PT-7-CTLFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for NeoElection-PT-7-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/396 11/2000 NeoElection-PT-7-CTLFireability-2024-07 2188804 m, 104999 m/sec, 4385187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/396 13/2000 NeoElection-PT-7-CTLFireability-2024-07 2761288 m, 114496 m/sec, 5511087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/396 16/2000 NeoElection-PT-7-CTLFireability-2024-07 3307752 m, 109292 m/sec, 6616256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/396 18/2000 NeoElection-PT-7-CTLFireability-2024-07 3847136 m, 107876 m/sec, 7752889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/396 21/2000 NeoElection-PT-7-CTLFireability-2024-07 4406864 m, 111945 m/sec, 8822691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/396 23/2000 NeoElection-PT-7-CTLFireability-2024-07 4916137 m, 101854 m/sec, 9875896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/396 25/2000 NeoElection-PT-7-CTLFireability-2024-07 5360313 m, 88835 m/sec, 10978423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/396 27/2000 NeoElection-PT-7-CTLFireability-2024-07 5826053 m, 93148 m/sec, 12050102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/396 30/2000 NeoElection-PT-7-CTLFireability-2024-07 6324509 m, 99691 m/sec, 13164108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/396 32/2000 NeoElection-PT-7-CTLFireability-2024-07 6851747 m, 105447 m/sec, 14230794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/396 34/2000 NeoElection-PT-7-CTLFireability-2024-07 7339637 m, 97578 m/sec, 15287567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/396 36/2000 NeoElection-PT-7-CTLFireability-2024-07 7828046 m, 97681 m/sec, 16396301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/396 39/2000 NeoElection-PT-7-CTLFireability-2024-07 8379748 m, 110340 m/sec, 17521515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/396 42/2000 NeoElection-PT-7-CTLFireability-2024-07 8947937 m, 113637 m/sec, 18639535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/396 44/2000 NeoElection-PT-7-CTLFireability-2024-07 9492079 m, 108828 m/sec, 19762988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/396 47/2000 NeoElection-PT-7-CTLFireability-2024-07 10080556 m, 117695 m/sec, 20880592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/396 49/2000 NeoElection-PT-7-CTLFireability-2024-07 10608309 m, 105550 m/sec, 22014245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/396 52/2000 NeoElection-PT-7-CTLFireability-2024-07 11186921 m, 115722 m/sec, 23114236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/396 54/2000 NeoElection-PT-7-CTLFireability-2024-07 11717574 m, 106130 m/sec, 24229304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/396 57/2000 NeoElection-PT-7-CTLFireability-2024-07 12264277 m, 109340 m/sec, 25362196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/396 59/2000 NeoElection-PT-7-CTLFireability-2024-07 12819995 m, 111143 m/sec, 26423190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/396 62/2000 NeoElection-PT-7-CTLFireability-2024-07 13324808 m, 100962 m/sec, 27481133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/396 64/2000 NeoElection-PT-7-CTLFireability-2024-07 13766191 m, 88276 m/sec, 28567202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/396 66/2000 NeoElection-PT-7-CTLFireability-2024-07 14232805 m, 93322 m/sec, 29641714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/396 68/2000 NeoElection-PT-7-CTLFireability-2024-07 14726926 m, 98824 m/sec, 30756577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/396 70/2000 NeoElection-PT-7-CTLFireability-2024-07 15254497 m, 105514 m/sec, 31805882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/396 73/2000 NeoElection-PT-7-CTLFireability-2024-07 15729280 m, 94956 m/sec, 32860113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/396 75/2000 NeoElection-PT-7-CTLFireability-2024-07 16218421 m, 97828 m/sec, 33958884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/396 77/2000 NeoElection-PT-7-CTLFireability-2024-07 16780755 m, 112466 m/sec, 35081511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/396 80/2000 NeoElection-PT-7-CTLFireability-2024-07 17351161 m, 114081 m/sec, 36103781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/396 82/2000 NeoElection-PT-7-CTLFireability-2024-07 17869819 m, 103731 m/sec, 37156357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/396 85/2000 NeoElection-PT-7-CTLFireability-2024-07 18344601 m, 94956 m/sec, 38287292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/396 87/2000 NeoElection-PT-7-CTLFireability-2024-07 18825471 m, 96174 m/sec, 39364909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/396 89/2000 NeoElection-PT-7-CTLFireability-2024-07 19299954 m, 94896 m/sec, 40435104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/396 91/2000 NeoElection-PT-7-CTLFireability-2024-07 19813751 m, 102759 m/sec, 41539743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 195/396 94/2000 NeoElection-PT-7-CTLFireability-2024-07 20313412 m, 99932 m/sec, 42668250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 200/396 96/2000 NeoElection-PT-7-CTLFireability-2024-07 20840875 m, 105492 m/sec, 43770626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 205/396 99/2000 NeoElection-PT-7-CTLFireability-2024-07 21410718 m, 113968 m/sec, 44785000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 210/396 101/2000 NeoElection-PT-7-CTLFireability-2024-07 21927594 m, 103375 m/sec, 45825617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 215/396 103/2000 NeoElection-PT-7-CTLFireability-2024-07 22409114 m, 96304 m/sec, 46953883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 220/396 105/2000 NeoElection-PT-7-CTLFireability-2024-07 22879646 m, 94106 m/sec, 48041244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 225/396 108/2000 NeoElection-PT-7-CTLFireability-2024-07 23362611 m, 96593 m/sec, 49110744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 230/396 110/2000 NeoElection-PT-7-CTLFireability-2024-07 23873774 m, 102232 m/sec, 50213285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 235/396 112/2000 NeoElection-PT-7-CTLFireability-2024-07 24374548 m, 100154 m/sec, 51355609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 240/396 115/2000 NeoElection-PT-7-CTLFireability-2024-07 24900078 m, 105106 m/sec, 52461963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 245/396 118/2000 NeoElection-PT-7-CTLFireability-2024-07 25477427 m, 115469 m/sec, 53485001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 250/396 120/2000 NeoElection-PT-7-CTLFireability-2024-07 26000254 m, 104565 m/sec, 54527653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 255/396 122/2000 NeoElection-PT-7-CTLFireability-2024-07 26486718 m, 97292 m/sec, 55664011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 260/396 124/2000 NeoElection-PT-7-CTLFireability-2024-07 26953221 m, 93300 m/sec, 56754203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 265/396 126/2000 NeoElection-PT-7-CTLFireability-2024-07 27440678 m, 97491 m/sec, 57817611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 270/396 129/2000 NeoElection-PT-7-CTLFireability-2024-07 27942442 m, 100352 m/sec, 58908399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 275/396 131/2000 NeoElection-PT-7-CTLFireability-2024-07 28437253 m, 98962 m/sec, 60044536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 280/396 133/2000 NeoElection-PT-7-CTLFireability-2024-07 28952328 m, 103015 m/sec, 61139031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 285/396 136/2000 NeoElection-PT-7-CTLFireability-2024-07 29505762 m, 110686 m/sec, 62223361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 290/396 138/2000 NeoElection-PT-7-CTLFireability-2024-07 29997395 m, 98326 m/sec, 63276453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 295/396 141/2000 NeoElection-PT-7-CTLFireability-2024-07 30500849 m, 100690 m/sec, 64331770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 300/396 143/2000 NeoElection-PT-7-CTLFireability-2024-07 31008427 m, 101515 m/sec, 65379516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 305/396 145/2000 NeoElection-PT-7-CTLFireability-2024-07 31480056 m, 94325 m/sec, 66393672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 310/396 147/2000 NeoElection-PT-7-CTLFireability-2024-07 31955682 m, 95125 m/sec, 67426854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 315/396 149/2000 NeoElection-PT-7-CTLFireability-2024-07 32384245 m, 85712 m/sec, 68485744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 320/396 151/2000 NeoElection-PT-7-CTLFireability-2024-07 32807686 m, 84688 m/sec, 69551747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 325/396 153/2000 NeoElection-PT-7-CTLFireability-2024-07 33179409 m, 74344 m/sec, 70611277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 330/396 155/2000 NeoElection-PT-7-CTLFireability-2024-07 33601536 m, 84425 m/sec, 71643991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 335/396 157/2000 NeoElection-PT-7-CTLFireability-2024-07 34067072 m, 93107 m/sec, 72677349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 340/396 159/2000 NeoElection-PT-7-CTLFireability-2024-07 34479113 m, 82408 m/sec, 73712963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 345/396 160/2000 NeoElection-PT-7-CTLFireability-2024-07 34878756 m, 79928 m/sec, 74778796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 350/396 163/2000 NeoElection-PT-7-CTLFireability-2024-07 35372709 m, 98790 m/sec, 75880372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 355/396 165/2000 NeoElection-PT-7-CTLFireability-2024-07 35821390 m, 89736 m/sec, 76966964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 360/396 166/2000 NeoElection-PT-7-CTLFireability-2024-07 36227737 m, 81269 m/sec, 78066398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 365/396 169/2000 NeoElection-PT-7-CTLFireability-2024-07 36719586 m, 98369 m/sec, 79133524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 370/396 171/2000 NeoElection-PT-7-CTLFireability-2024-07 37182875 m, 92657 m/sec, 80187358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 375/396 173/2000 NeoElection-PT-7-CTLFireability-2024-07 37670693 m, 97563 m/sec, 81209730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 380/396 175/2000 NeoElection-PT-7-CTLFireability-2024-07 38177650 m, 101391 m/sec, 82252049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 385/396 178/2000 NeoElection-PT-7-CTLFireability-2024-07 38665925 m, 97655 m/sec, 83269278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 390/396 179/2000 NeoElection-PT-7-CTLFireability-2024-07 39119745 m, 90764 m/sec, 84305040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 395/396 181/2000 NeoElection-PT-7-CTLFireability-2024-07 39530897 m, 82230 m/sec, 85336995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 NeoElection-PT-7-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 NeoElection-PT-7-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 3168 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/3168 3/5 NeoElection-PT-7-CTLFireability-2024-07 591133 m, -7787952 m/sec, 1148008 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/396 3/2000 NeoElection-PT-7-CTLFireability-2024-15 497206 m, 99441 m/sec, 2690096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/352 5/2000 NeoElection-PT-7-CTLFireability-2024-15 972602 m, 95079 m/sec, 5331094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 15/396 7/2000 NeoElection-PT-7-CTLFireability-2024-15 1458061 m, 97091 m/sec, 8010405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/396 9/2000 NeoElection-PT-7-CTLFireability-2024-15 1915764 m, 91540 m/sec, 10701574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/396 11/2000 NeoElection-PT-7-CTLFireability-2024-15 2354042 m, 87655 m/sec, 13337180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/396 14/2000 NeoElection-PT-7-CTLFireability-2024-15 2827806 m, 94752 m/sec, 16061127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/396 16/2000 NeoElection-PT-7-CTLFireability-2024-15 3283643 m, 91167 m/sec, 18746658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/396 18/2000 NeoElection-PT-7-CTLFireability-2024-15 3729093 m, 89090 m/sec, 21464869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/396 20/2000 NeoElection-PT-7-CTLFireability-2024-15 4154670 m, 85115 m/sec, 24235480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/396 22/2000 NeoElection-PT-7-CTLFireability-2024-15 4563558 m, 81777 m/sec, 26950858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/396 24/2000 NeoElection-PT-7-CTLFireability-2024-15 4988856 m, 85059 m/sec, 29715003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/396 26/2000 NeoElection-PT-7-CTLFireability-2024-15 5389482 m, 80125 m/sec, 32476879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/396 27/2000 NeoElection-PT-7-CTLFireability-2024-15 5779485 m, 78000 m/sec, 35193057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/396 29/2000 NeoElection-PT-7-CTLFireability-2024-15 6179112 m, 79925 m/sec, 37910386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/396 31/2000 NeoElection-PT-7-CTLFireability-2024-15 6575758 m, 79329 m/sec, 40638012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/396 33/2000 NeoElection-PT-7-CTLFireability-2024-15 6961824 m, 77213 m/sec, 43313711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/396 35/2000 NeoElection-PT-7-CTLFireability-2024-15 7383989 m, 84433 m/sec, 46070811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/396 37/2000 NeoElection-PT-7-CTLFireability-2024-15 7805769 m, 84356 m/sec, 48817207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/396 39/2000 NeoElection-PT-7-CTLFireability-2024-15 8217101 m, 82266 m/sec, 51528646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/396 40/2000 NeoElection-PT-7-CTLFireability-2024-15 8633874 m, 83354 m/sec, 54255950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/396 42/2000 NeoElection-PT-7-CTLFireability-2024-15 9023901 m, 78005 m/sec, 56963985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/396 44/2000 NeoElection-PT-7-CTLFireability-2024-15 9401915 m, 75602 m/sec, 59624486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/396 46/2000 NeoElection-PT-7-CTLFireability-2024-15 9802514 m, 80119 m/sec, 62331981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/396 48/2000 NeoElection-PT-7-CTLFireability-2024-15 10196811 m, 78859 m/sec, 65036814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/396 49/2000 NeoElection-PT-7-CTLFireability-2024-15 10580247 m, 76687 m/sec, 67703710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/396 51/2000 NeoElection-PT-7-CTLFireability-2024-15 11008575 m, 85665 m/sec, 70422879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/396 53/2000 NeoElection-PT-7-CTLFireability-2024-15 11418177 m, 81920 m/sec, 73111061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/396 55/2000 NeoElection-PT-7-CTLFireability-2024-15 11821817 m, 80728 m/sec, 75775224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/396 57/2000 NeoElection-PT-7-CTLFireability-2024-15 12236631 m, 82962 m/sec, 78535168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 150/396 59/2000 NeoElection-PT-7-CTLFireability-2024-15 12630017 m, 78677 m/sec, 81276533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 155/396 61/2000 NeoElection-PT-7-CTLFireability-2024-15 13011815 m, 76359 m/sec, 83967944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 160/396 63/2000 NeoElection-PT-7-CTLFireability-2024-15 13422597 m, 82156 m/sec, 86703365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 165/396 64/2000 NeoElection-PT-7-CTLFireability-2024-15 13811232 m, 77727 m/sec, 89391995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 170/396 66/2000 NeoElection-PT-7-CTLFireability-2024-15 14224329 m, 82619 m/sec, 92089790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 175/396 68/2000 NeoElection-PT-7-CTLFireability-2024-15 14690833 m, 93300 m/sec, 94802716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 180/396 71/2000 NeoElection-PT-7-CTLFireability-2024-15 15139797 m, 89792 m/sec, 97471371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 185/396 73/2000 NeoElection-PT-7-CTLFireability-2024-15 15601742 m, 92389 m/sec, 100172518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 190/396 75/2000 NeoElection-PT-7-CTLFireability-2024-15 16034227 m, 86497 m/sec, 102868195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 195/396 77/2000 NeoElection-PT-7-CTLFireability-2024-15 16452160 m, 83586 m/sec, 105526574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 200/396 79/2000 NeoElection-PT-7-CTLFireability-2024-15 16890991 m, 87766 m/sec, 108225971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 205/396 81/2000 NeoElection-PT-7-CTLFireability-2024-15 17324229 m, 86647 m/sec, 110887808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 210/396 83/2000 NeoElection-PT-7-CTLFireability-2024-15 17750295 m, 85213 m/sec, 113567699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 215/396 85/2000 NeoElection-PT-7-CTLFireability-2024-15 18182610 m, 86463 m/sec, 116365342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 220/396 87/2000 NeoElection-PT-7-CTLFireability-2024-15 18598255 m, 83129 m/sec, 119111298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 225/396 89/2000 NeoElection-PT-7-CTLFireability-2024-15 19017678 m, 83884 m/sec, 121835505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 230/396 90/2000 NeoElection-PT-7-CTLFireability-2024-15 19422958 m, 81056 m/sec, 124599297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 235/396 92/2000 NeoElection-PT-7-CTLFireability-2024-15 19804433 m, 76295 m/sec, 127260485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 240/396 94/2000 NeoElection-PT-7-CTLFireability-2024-15 20188260 m, 76765 m/sec, 129905332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 245/396 96/2000 NeoElection-PT-7-CTLFireability-2024-15 20589744 m, 80296 m/sec, 132651557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 250/396 98/2000 NeoElection-PT-7-CTLFireability-2024-15 20983986 m, 78848 m/sec, 135359205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 255/396 99/2000 NeoElection-PT-7-CTLFireability-2024-15 21366282 m, 76459 m/sec, 138076430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 260/396 101/2000 NeoElection-PT-7-CTLFireability-2024-15 21726505 m, 72044 m/sec, 140806280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 265/396 103/2000 NeoElection-PT-7-CTLFireability-2024-15 22084017 m, 71502 m/sec, 143505689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 270/396 104/2000 NeoElection-PT-7-CTLFireability-2024-15 22439738 m, 71144 m/sec, 146199260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 275/396 106/2000 NeoElection-PT-7-CTLFireability-2024-15 22794948 m, 71042 m/sec, 148924395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 280/396 108/2000 NeoElection-PT-7-CTLFireability-2024-15 23131946 m, 67399 m/sec, 151593888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 285/396 109/2000 NeoElection-PT-7-CTLFireability-2024-15 23463402 m, 66291 m/sec, 154256146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 290/396 111/2000 NeoElection-PT-7-CTLFireability-2024-15 23811798 m, 69679 m/sec, 156947516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 295/396 112/2000 NeoElection-PT-7-CTLFireability-2024-15 24152130 m, 68066 m/sec, 159636775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 300/396 114/2000 NeoElection-PT-7-CTLFireability-2024-15 24490126 m, 67599 m/sec, 162317033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 305/396 116/2000 NeoElection-PT-7-CTLFireability-2024-15 24840933 m, 70161 m/sec, 164989835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 310/396 117/2000 NeoElection-PT-7-CTLFireability-2024-15 25201091 m, 72031 m/sec, 167687705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 315/396 119/2000 NeoElection-PT-7-CTLFireability-2024-15 25558602 m, 71502 m/sec, 170388198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 320/396 120/2000 NeoElection-PT-7-CTLFireability-2024-15 25906849 m, 69649 m/sec, 173032227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 325/396 122/2000 NeoElection-PT-7-CTLFireability-2024-15 26264374 m, 71505 m/sec, 175736191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 330/396 124/2000 NeoElection-PT-7-CTLFireability-2024-15 26598523 m, 66829 m/sec, 178396808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 335/396 125/2000 NeoElection-PT-7-CTLFireability-2024-15 26929569 m, 66209 m/sec, 181040858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 340/396 127/2000 NeoElection-PT-7-CTLFireability-2024-15 27267999 m, 67686 m/sec, 183706353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 345/396 128/2000 NeoElection-PT-7-CTLFireability-2024-15 27611470 m, 68694 m/sec, 186397013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 350/396 130/2000 NeoElection-PT-7-CTLFireability-2024-15 27954975 m, 68701 m/sec, 189087825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 355/396 131/2000 NeoElection-PT-7-CTLFireability-2024-15 28297076 m, 68420 m/sec, 191740600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 360/396 133/2000 NeoElection-PT-7-CTLFireability-2024-15 28665093 m, 73603 m/sec, 194485574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 365/396 135/2000 NeoElection-PT-7-CTLFireability-2024-15 29020266 m, 71034 m/sec, 197168986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 370/396 136/2000 NeoElection-PT-7-CTLFireability-2024-15 29365126 m, 68972 m/sec, 199795491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 375/396 138/2000 NeoElection-PT-7-CTLFireability-2024-15 29724060 m, 71786 m/sec, 202500417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 380/396 140/2000 NeoElection-PT-7-CTLFireability-2024-15 30056721 m, 66532 m/sec, 205130759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 385/396 141/2000 NeoElection-PT-7-CTLFireability-2024-15 30385212 m, 65698 m/sec, 207746124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 390/396 143/2000 NeoElection-PT-7-CTLFireability-2024-15 30714408 m, 65839 m/sec, 210344511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 395/396 144/2000 NeoElection-PT-7-CTLFireability-2024-15 31058648 m, 68848 m/sec, 213014812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 NeoElection-PT-7-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 NeoElection-PT-7-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 2768 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/395 3/5 NeoElection-PT-7-CTLFireability-2024-15 508610 m, -6110007 m/sec, 2751664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/395 5/5 NeoElection-PT-7-CTLFireability-2024-15 984291 m, 95136 m/sec, 5391599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 NeoElection-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 458 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for NeoElection-PT-7-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 NeoElection-PT-7-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 550 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/550 2/2000 NeoElection-PT-7-CTLFireability-2024-06 437636 m, 87527 m/sec, 3017314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/550 4/2000 NeoElection-PT-7-CTLFireability-2024-06 860557 m, 84584 m/sec, 6143365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 15/550 6/2000 NeoElection-PT-7-CTLFireability-2024-06 1269519 m, 81792 m/sec, 9186268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 20/550 8/2000 NeoElection-PT-7-CTLFireability-2024-06 1692463 m, 84588 m/sec, 12249557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 25/550 10/2000 NeoElection-PT-7-CTLFireability-2024-06 2097969 m, 81101 m/sec, 15412626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 30/550 12/2000 NeoElection-PT-7-CTLFireability-2024-06 2502690 m, 80944 m/sec, 18542849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 35/550 14/2000 NeoElection-PT-7-CTLFireability-2024-06 2916228 m, 82707 m/sec, 21703262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 40/550 16/2000 NeoElection-PT-7-CTLFireability-2024-06 3316003 m, 79955 m/sec, 24784834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 45/550 17/2000 NeoElection-PT-7-CTLFireability-2024-06 3704572 m, 77713 m/sec, 27826334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 50/550 19/2000 NeoElection-PT-7-CTLFireability-2024-06 4091407 m, 77367 m/sec, 30985805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 55/550 21/2000 NeoElection-PT-7-CTLFireability-2024-06 4476792 m, 77077 m/sec, 34230984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 60/550 22/2000 NeoElection-PT-7-CTLFireability-2024-06 4855245 m, 75690 m/sec, 37400129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 65/550 24/2000 NeoElection-PT-7-CTLFireability-2024-06 5226646 m, 74280 m/sec, 40470059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 70/550 26/2000 NeoElection-PT-7-CTLFireability-2024-06 5581488 m, 70968 m/sec, 43587480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 75/550 27/2000 NeoElection-PT-7-CTLFireability-2024-06 5930205 m, 69743 m/sec, 46676007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 80/550 29/2000 NeoElection-PT-7-CTLFireability-2024-06 6297242 m, 73407 m/sec, 49828620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 85/550 31/2000 NeoElection-PT-7-CTLFireability-2024-06 6654613 m, 71474 m/sec, 52926901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 90/550 32/2000 NeoElection-PT-7-CTLFireability-2024-06 7003942 m, 69865 m/sec, 55991330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 95/550 34/2000 NeoElection-PT-7-CTLFireability-2024-06 7375540 m, 74319 m/sec, 58957473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 100/550 36/2000 NeoElection-PT-7-CTLFireability-2024-06 7758802 m, 76652 m/sec, 62151494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 105/550 37/2000 NeoElection-PT-7-CTLFireability-2024-06 8128653 m, 73970 m/sec, 65290907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 110/550 39/2000 NeoElection-PT-7-CTLFireability-2024-06 8503908 m, 75051 m/sec, 68367777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 115/550 41/2000 NeoElection-PT-7-CTLFireability-2024-06 8858731 m, 70964 m/sec, 71374668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 120/550 42/2000 NeoElection-PT-7-CTLFireability-2024-06 9219124 m, 72078 m/sec, 74540394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 125/550 44/2000 NeoElection-PT-7-CTLFireability-2024-06 9570506 m, 70276 m/sec, 77609840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 130/550 45/2000 NeoElection-PT-7-CTLFireability-2024-06 9938908 m, 73680 m/sec, 80790732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 135/550 47/2000 NeoElection-PT-7-CTLFireability-2024-06 10302561 m, 72730 m/sec, 83969266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 140/550 49/2000 NeoElection-PT-7-CTLFireability-2024-06 10662487 m, 71985 m/sec, 87025821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 145/550 50/2000 NeoElection-PT-7-CTLFireability-2024-06 11036719 m, 74846 m/sec, 90048163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 150/550 52/2000 NeoElection-PT-7-CTLFireability-2024-06 11413208 m, 75297 m/sec, 93202743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 155/550 54/2000 NeoElection-PT-7-CTLFireability-2024-06 11776404 m, 72639 m/sec, 96290961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 160/550 55/2000 NeoElection-PT-7-CTLFireability-2024-06 12150084 m, 74736 m/sec, 99333232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 165/550 57/2000 NeoElection-PT-7-CTLFireability-2024-06 12508795 m, 71742 m/sec, 102433821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 170/550 59/2000 NeoElection-PT-7-CTLFireability-2024-06 12865507 m, 71342 m/sec, 105593035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 175/550 60/2000 NeoElection-PT-7-CTLFireability-2024-06 13226616 m, 72221 m/sec, 108697081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 180/550 62/2000 NeoElection-PT-7-CTLFireability-2024-06 13577568 m, 70190 m/sec, 111753616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 185/550 63/2000 NeoElection-PT-7-CTLFireability-2024-06 13927627 m, 70011 m/sec, 114817023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 190/550 65/2000 NeoElection-PT-7-CTLFireability-2024-06 14315747 m, 77624 m/sec, 117918526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 195/550 67/2000 NeoElection-PT-7-CTLFireability-2024-06 14724854 m, 81821 m/sec, 121068734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 200/550 69/2000 NeoElection-PT-7-CTLFireability-2024-06 15126349 m, 80299 m/sec, 124195161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 205/550 71/2000 NeoElection-PT-7-CTLFireability-2024-06 15529621 m, 80654 m/sec, 127303854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 210/550 72/2000 NeoElection-PT-7-CTLFireability-2024-06 15915109 m, 77097 m/sec, 130406143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 215/550 74/2000 NeoElection-PT-7-CTLFireability-2024-06 16300261 m, 77030 m/sec, 133532187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 220/550 76/2000 NeoElection-PT-7-CTLFireability-2024-06 16685325 m, 77012 m/sec, 136637476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 225/550 78/2000 NeoElection-PT-7-CTLFireability-2024-06 17067748 m, 76484 m/sec, 139693718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 230/550 79/2000 NeoElection-PT-7-CTLFireability-2024-06 17447514 m, 75953 m/sec, 142758132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 235/550 81/2000 NeoElection-PT-7-CTLFireability-2024-06 17831803 m, 76857 m/sec, 145794027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 240/550 83/2000 NeoElection-PT-7-CTLFireability-2024-06 18207805 m, 75200 m/sec, 148896153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 245/550 85/2000 NeoElection-PT-7-CTLFireability-2024-06 18582910 m, 75021 m/sec, 152052274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 250/550 86/2000 NeoElection-PT-7-CTLFireability-2024-06 18951807 m, 73779 m/sec, 155140565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 255/550 88/2000 NeoElection-PT-7-CTLFireability-2024-06 19315691 m, 72776 m/sec, 158138570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 260/550 89/2000 NeoElection-PT-7-CTLFireability-2024-06 19667899 m, 70441 m/sec, 161240408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 265/550 91/2000 NeoElection-PT-7-CTLFireability-2024-06 20018354 m, 70091 m/sec, 164337950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 270/550 93/2000 NeoElection-PT-7-CTLFireability-2024-06 20384800 m, 73289 m/sec, 167477486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 275/550 94/2000 NeoElection-PT-7-CTLFireability-2024-06 20742031 m, 71446 m/sec, 170596363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 280/550 96/2000 NeoElection-PT-7-CTLFireability-2024-06 21096808 m, 70955 m/sec, 173693010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 285/550 97/2000 NeoElection-PT-7-CTLFireability-2024-06 21444937 m, 69625 m/sec, 176764222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 290/550 99/2000 NeoElection-PT-7-CTLFireability-2024-06 21784803 m, 67973 m/sec, 179925784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 295/550 101/2000 NeoElection-PT-7-CTLFireability-2024-06 22119478 m, 66935 m/sec, 183096294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 300/550 102/2000 NeoElection-PT-7-CTLFireability-2024-06 22449045 m, 65913 m/sec, 186178924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 305/550 104/2000 NeoElection-PT-7-CTLFireability-2024-06 22778383 m, 65867 m/sec, 189211186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 310/550 105/2000 NeoElection-PT-7-CTLFireability-2024-06 23097574 m, 63838 m/sec, 192308403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 315/550 106/2000 NeoElection-PT-7-CTLFireability-2024-06 23417227 m, 63930 m/sec, 195459263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 320/550 108/2000 NeoElection-PT-7-CTLFireability-2024-06 23739217 m, 64398 m/sec, 198572938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 325/550 109/2000 NeoElection-PT-7-CTLFireability-2024-06 24062176 m, 64591 m/sec, 201679093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 330/550 111/2000 NeoElection-PT-7-CTLFireability-2024-06 24334223 m, 54409 m/sec, 204340581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 375/550 112/2000 NeoElection-PT-7-CTLFireability-2024-06 24563514 m, 45858 m/sec, 206571030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-7-CTLFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-7-CTLFireability-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-01: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-7-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 390/550 112/2000 NeoElection-PT-7-CTLFireability-2024-06 24576451 m, 2587 m/sec, 206693509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-7"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-7, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353600538"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-7.tgz
mv NeoElection-PT-7 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;