About the Execution of LoLA for NeoElection-PT-6
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16200.436 | 1819707.00 | 1850541.00 | 4855.00 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353600532.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-6, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353600532
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 23M
-rw-r--r-- 1 mcc users 420K Apr 11 19:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.4M Apr 11 19:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 812K Apr 11 19:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.7M Apr 11 19:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 236K Apr 23 07:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 585K Apr 23 07:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 164K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 447K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.6M Apr 11 21:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 5.1M Apr 11 21:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 514K Apr 11 20:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 20:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 62K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 109K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 7.5M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-6-LTLFireability-00
FORMULA_NAME NeoElection-PT-6-LTLFireability-01
FORMULA_NAME NeoElection-PT-6-LTLFireability-02
FORMULA_NAME NeoElection-PT-6-LTLFireability-03
FORMULA_NAME NeoElection-PT-6-LTLFireability-04
FORMULA_NAME NeoElection-PT-6-LTLFireability-05
FORMULA_NAME NeoElection-PT-6-LTLFireability-06
FORMULA_NAME NeoElection-PT-6-LTLFireability-07
FORMULA_NAME NeoElection-PT-6-LTLFireability-08
FORMULA_NAME NeoElection-PT-6-LTLFireability-09
FORMULA_NAME NeoElection-PT-6-LTLFireability-10
FORMULA_NAME NeoElection-PT-6-LTLFireability-11
FORMULA_NAME NeoElection-PT-6-LTLFireability-12
FORMULA_NAME NeoElection-PT-6-LTLFireability-13
FORMULA_NAME NeoElection-PT-6-LTLFireability-14
FORMULA_NAME NeoElection-PT-6-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717080510975
BK_STOP 1717082330682
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 8041 transitions removed,4507 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-07: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-15: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 21 NeoElection-PT-6-LTLFireability-07
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 NeoElection-PT-6-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 NeoElection-PT-6-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 NeoElection-PT-6-LTLFireability-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for NeoElection-PT-6-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 NeoElection-PT-6-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for NeoElection-PT-6-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for NeoElection-PT-6-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for NeoElection-PT-6-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 NeoElection-PT-6-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 NeoElection-PT-6-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 NeoElection-PT-6-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for NeoElection-PT-6-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for NeoElection-PT-6-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for NeoElection-PT-6-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-07: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 4/326 11/2000 NeoElection-PT-6-LTLFireability-07 1461652 m, 292330 m/sec, 3638924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for NeoElection-PT-6-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1515591
[[35mlola[0m][I] fired transitions : 3818502
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 NeoElection-PT-6-LTLFireability-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for NeoElection-PT-6-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 NeoElection-PT-6-LTLFireability-12
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for NeoElection-PT-6-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 NeoElection-PT-6-LTLFireability-09
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for NeoElection-PT-6-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 84
[[35mlola[0m][I] fired transitions : 168
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 NeoElection-PT-6-LTLFireability-08
[[35mlola[0m][I] time limit : 512 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for NeoElection-PT-6-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 21 NeoElection-PT-6-LTLFireability-07
[[35mlola[0m][I] time limit : 597 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for NeoElection-PT-6-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NeoElection-PT-6-LTLFireability-02
[[35mlola[0m][I] time limit : 896 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NeoElection-PT-6-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NeoElection-PT-6-LTLFireability-01
[[35mlola[0m][I] time limit : 1194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NeoElection-PT-6-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 409
[[35mlola[0m][I] fired transitions : 409
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NeoElection-PT-6-LTLFireability-00
[[35mlola[0m][I] time limit : 1792 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 4/1792 3/2000 NeoElection-PT-6-LTLFireability-00 456737 m, 91347 m/sec, 4966683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 9/1792 6/2000 NeoElection-PT-6-LTLFireability-00 839172 m, 76487 m/sec, 10184585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 14/1792 8/2000 NeoElection-PT-6-LTLFireability-00 1249667 m, 82099 m/sec, 15205154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 19/1792 11/2000 NeoElection-PT-6-LTLFireability-00 1674652 m, 84997 m/sec, 20249448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 24/1792 14/2000 NeoElection-PT-6-LTLFireability-00 2080410 m, 81151 m/sec, 25234759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 29/1792 16/2000 NeoElection-PT-6-LTLFireability-00 2486007 m, 81119 m/sec, 30421534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 34/1792 19/2000 NeoElection-PT-6-LTLFireability-00 2874456 m, 77689 m/sec, 35436800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 39/1792 21/2000 NeoElection-PT-6-LTLFireability-00 3273654 m, 79839 m/sec, 40498386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 44/1792 24/2000 NeoElection-PT-6-LTLFireability-00 3667445 m, 78758 m/sec, 45468227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 49/1792 26/2000 NeoElection-PT-6-LTLFireability-00 4038653 m, 74241 m/sec, 50491566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 54/1792 28/2000 NeoElection-PT-6-LTLFireability-00 4369471 m, 66163 m/sec, 55588786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 59/1792 30/2000 NeoElection-PT-6-LTLFireability-00 4691998 m, 64505 m/sec, 60594676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 64/1792 33/2000 NeoElection-PT-6-LTLFireability-00 5031166 m, 67833 m/sec, 65434229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 69/1792 35/2000 NeoElection-PT-6-LTLFireability-00 5395935 m, 72953 m/sec, 70465653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 74/1792 37/2000 NeoElection-PT-6-LTLFireability-00 5765905 m, 73994 m/sec, 75754017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 79/1792 39/2000 NeoElection-PT-6-LTLFireability-00 6088297 m, 64478 m/sec, 81049916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 84/1792 41/2000 NeoElection-PT-6-LTLFireability-00 6420005 m, 66341 m/sec, 86242712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 89/1792 43/2000 NeoElection-PT-6-LTLFireability-00 6748683 m, 65735 m/sec, 91340051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 94/1792 45/2000 NeoElection-PT-6-LTLFireability-00 7066457 m, 63554 m/sec, 96425629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 99/1792 48/2000 NeoElection-PT-6-LTLFireability-00 7399438 m, 66596 m/sec, 101658923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 104/1792 50/2000 NeoElection-PT-6-LTLFireability-00 7779328 m, 75978 m/sec, 106444507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 109/1792 52/2000 NeoElection-PT-6-LTLFireability-00 8091636 m, 62461 m/sec, 111450710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 114/1792 54/2000 NeoElection-PT-6-LTLFireability-00 8469938 m, 75660 m/sec, 116544421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 119/1792 57/2000 NeoElection-PT-6-LTLFireability-00 8869410 m, 79894 m/sec, 121599675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 124/1792 59/2000 NeoElection-PT-6-LTLFireability-00 9214742 m, 69066 m/sec, 126751838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 129/1792 61/2000 NeoElection-PT-6-LTLFireability-00 9571887 m, 71429 m/sec, 131748326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 134/1792 64/2000 NeoElection-PT-6-LTLFireability-00 9951598 m, 75942 m/sec, 136698582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 139/1792 66/2000 NeoElection-PT-6-LTLFireability-00 10355434 m, 80767 m/sec, 141730057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 144/1792 69/2000 NeoElection-PT-6-LTLFireability-00 10745290 m, 77971 m/sec, 146754654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 149/1792 71/2000 NeoElection-PT-6-LTLFireability-00 11095836 m, 70109 m/sec, 151822103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 154/1792 73/2000 NeoElection-PT-6-LTLFireability-00 11446759 m, 70184 m/sec, 156752521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 159/1792 76/2000 NeoElection-PT-6-LTLFireability-00 11819449 m, 74538 m/sec, 161605523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 164/1792 78/2000 NeoElection-PT-6-LTLFireability-00 12213308 m, 78771 m/sec, 166587528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 169/1792 81/2000 NeoElection-PT-6-LTLFireability-00 12603777 m, 78093 m/sec, 171486271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 174/1792 83/2000 NeoElection-PT-6-LTLFireability-00 12982435 m, 75731 m/sec, 176362410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 179/1792 85/2000 NeoElection-PT-6-LTLFireability-00 13307456 m, 65004 m/sec, 181215106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 184/1792 87/2000 NeoElection-PT-6-LTLFireability-00 13621478 m, 62804 m/sec, 186388705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 189/1792 89/2000 NeoElection-PT-6-LTLFireability-00 13944968 m, 64698 m/sec, 191324541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 194/1792 92/2000 NeoElection-PT-6-LTLFireability-00 14290538 m, 69114 m/sec, 196332255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 199/1792 94/2000 NeoElection-PT-6-LTLFireability-00 14668975 m, 75687 m/sec, 201228718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 204/1792 96/2000 NeoElection-PT-6-LTLFireability-00 15040197 m, 74244 m/sec, 206133312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 209/1792 99/2000 NeoElection-PT-6-LTLFireability-00 15444327 m, 80826 m/sec, 211188116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 214/1792 102/2000 NeoElection-PT-6-LTLFireability-00 15863384 m, 83811 m/sec, 216128325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 219/1792 104/2000 NeoElection-PT-6-LTLFireability-00 16223220 m, 71967 m/sec, 221131297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 224/1792 106/2000 NeoElection-PT-6-LTLFireability-00 16556954 m, 66746 m/sec, 226269041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 229/1792 108/2000 NeoElection-PT-6-LTLFireability-00 16876154 m, 63840 m/sec, 231314955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 234/1792 110/2000 NeoElection-PT-6-LTLFireability-00 17230163 m, 70801 m/sec, 236235973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 239/1792 113/2000 NeoElection-PT-6-LTLFireability-00 17573078 m, 68583 m/sec, 241064275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 244/1792 115/2000 NeoElection-PT-6-LTLFireability-00 17972969 m, 79978 m/sec, 245918299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 249/1792 117/2000 NeoElection-PT-6-LTLFireability-00 18332361 m, 71878 m/sec, 250887636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 254/1792 120/2000 NeoElection-PT-6-LTLFireability-00 18700020 m, 73531 m/sec, 255628449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 259/1792 122/2000 NeoElection-PT-6-LTLFireability-00 19008029 m, 61601 m/sec, 260388179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 264/1792 124/2000 NeoElection-PT-6-LTLFireability-00 19399090 m, 78212 m/sec, 265186024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 269/1792 127/2000 NeoElection-PT-6-LTLFireability-00 19795297 m, 79241 m/sec, 270177753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 274/1792 129/2000 NeoElection-PT-6-LTLFireability-00 20150918 m, 71124 m/sec, 275191625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 279/1792 131/2000 NeoElection-PT-6-LTLFireability-00 20477580 m, 65332 m/sec, 280284557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 284/1792 133/2000 NeoElection-PT-6-LTLFireability-00 20790129 m, 62509 m/sec, 285342441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 289/1792 135/2000 NeoElection-PT-6-LTLFireability-00 21133977 m, 68769 m/sec, 290163230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 294/1792 138/2000 NeoElection-PT-6-LTLFireability-00 21509586 m, 75121 m/sec, 295023225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 299/1792 140/2000 NeoElection-PT-6-LTLFireability-00 21870393 m, 72161 m/sec, 299950680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 304/1792 142/2000 NeoElection-PT-6-LTLFireability-00 22214947 m, 68910 m/sec, 304808321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 309/1792 144/2000 NeoElection-PT-6-LTLFireability-00 22548650 m, 66740 m/sec, 309560081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 314/1792 147/2000 NeoElection-PT-6-LTLFireability-00 22923737 m, 75017 m/sec, 314368845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 319/1792 149/2000 NeoElection-PT-6-LTLFireability-00 23242241 m, 63700 m/sec, 319305684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 324/1792 151/2000 NeoElection-PT-6-LTLFireability-00 23600960 m, 71743 m/sec, 324089400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 329/1792 153/2000 NeoElection-PT-6-LTLFireability-00 23899512 m, 59710 m/sec, 329053185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 334/1792 155/2000 NeoElection-PT-6-LTLFireability-00 24226909 m, 65479 m/sec, 333910015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 339/1792 157/2000 NeoElection-PT-6-LTLFireability-00 24507501 m, 56118 m/sec, 338953592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 344/1792 158/2000 NeoElection-PT-6-LTLFireability-00 24773364 m, 53172 m/sec, 343893108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 349/1792 160/2000 NeoElection-PT-6-LTLFireability-00 25046392 m, 54605 m/sec, 348854338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 354/1792 162/2000 NeoElection-PT-6-LTLFireability-00 25345721 m, 59865 m/sec, 353654058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 359/1792 164/2000 NeoElection-PT-6-LTLFireability-00 25635511 m, 57958 m/sec, 358437771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 364/1792 166/2000 NeoElection-PT-6-LTLFireability-00 25939793 m, 60856 m/sec, 363106445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 369/1792 168/2000 NeoElection-PT-6-LTLFireability-00 26268485 m, 65738 m/sec, 367798486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 374/1792 170/2000 NeoElection-PT-6-LTLFireability-00 26564593 m, 59221 m/sec, 372667140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 379/1792 172/2000 NeoElection-PT-6-LTLFireability-00 26905733 m, 68228 m/sec, 377420254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 384/1792 174/2000 NeoElection-PT-6-LTLFireability-00 27223832 m, 63619 m/sec, 382652879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 389/1792 176/2000 NeoElection-PT-6-LTLFireability-00 27562363 m, 67706 m/sec, 387714765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 394/1792 178/2000 NeoElection-PT-6-LTLFireability-00 27882432 m, 64013 m/sec, 392900844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 399/1792 180/2000 NeoElection-PT-6-LTLFireability-00 28168284 m, 57170 m/sec, 398216005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 404/1792 182/2000 NeoElection-PT-6-LTLFireability-00 28468820 m, 60107 m/sec, 403311232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 409/1792 184/2000 NeoElection-PT-6-LTLFireability-00 28750480 m, 56332 m/sec, 408533337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 414/1792 186/2000 NeoElection-PT-6-LTLFireability-00 29030736 m, 56051 m/sec, 413700622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 419/1792 187/2000 NeoElection-PT-6-LTLFireability-00 29327107 m, 59274 m/sec, 418634107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 424/1792 189/2000 NeoElection-PT-6-LTLFireability-00 29612006 m, 56979 m/sec, 423635222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 429/1792 191/2000 NeoElection-PT-6-LTLFireability-00 29897764 m, 57151 m/sec, 428587781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 434/1792 193/2000 NeoElection-PT-6-LTLFireability-00 30170852 m, 54617 m/sec, 433470049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 439/1792 194/2000 NeoElection-PT-6-LTLFireability-00 30449531 m, 55735 m/sec, 438345348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 444/1792 196/2000 NeoElection-PT-6-LTLFireability-00 30745081 m, 59110 m/sec, 443229060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 449/1792 198/2000 NeoElection-PT-6-LTLFireability-00 31040546 m, 59093 m/sec, 448369559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 454/1792 200/2000 NeoElection-PT-6-LTLFireability-00 31332960 m, 58482 m/sec, 453454225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 459/1792 202/2000 NeoElection-PT-6-LTLFireability-00 31633959 m, 60199 m/sec, 458486448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 464/1792 204/2000 NeoElection-PT-6-LTLFireability-00 31981365 m, 69481 m/sec, 463171955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 469/1792 206/2000 NeoElection-PT-6-LTLFireability-00 32285721 m, 60871 m/sec, 467711640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 474/1792 208/2000 NeoElection-PT-6-LTLFireability-00 32608343 m, 64524 m/sec, 472503586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 479/1792 210/2000 NeoElection-PT-6-LTLFireability-00 32876831 m, 53697 m/sec, 477509164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 484/1792 212/2000 NeoElection-PT-6-LTLFireability-00 33143172 m, 53268 m/sec, 482277526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 489/1792 213/2000 NeoElection-PT-6-LTLFireability-00 33431472 m, 57660 m/sec, 487126369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 494/1792 216/2000 NeoElection-PT-6-LTLFireability-00 33803777 m, 74461 m/sec, 492190777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 499/1792 218/2000 NeoElection-PT-6-LTLFireability-00 34185769 m, 76398 m/sec, 497140511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 504/1792 221/2000 NeoElection-PT-6-LTLFireability-00 34556070 m, 74060 m/sec, 502068477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 509/1792 223/2000 NeoElection-PT-6-LTLFireability-00 34873386 m, 63463 m/sec, 507065253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 514/1792 225/2000 NeoElection-PT-6-LTLFireability-00 35206721 m, 66667 m/sec, 512082909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 519/1792 227/2000 NeoElection-PT-6-LTLFireability-00 35493875 m, 57430 m/sec, 517167628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 524/1792 228/2000 NeoElection-PT-6-LTLFireability-00 35780233 m, 57271 m/sec, 522222406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 529/1792 231/2000 NeoElection-PT-6-LTLFireability-00 36101758 m, 64305 m/sec, 527160942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 534/1792 232/2000 NeoElection-PT-6-LTLFireability-00 36411131 m, 61874 m/sec, 531961132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 539/1792 235/2000 NeoElection-PT-6-LTLFireability-00 36741887 m, 66151 m/sec, 536724694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 544/1792 237/2000 NeoElection-PT-6-LTLFireability-00 37114382 m, 74499 m/sec, 541620162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 549/1792 239/2000 NeoElection-PT-6-LTLFireability-00 37434262 m, 63976 m/sec, 546652973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 554/1792 242/2000 NeoElection-PT-6-LTLFireability-00 37821220 m, 77391 m/sec, 551540573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 559/1792 244/2000 NeoElection-PT-6-LTLFireability-00 38171903 m, 70136 m/sec, 556512838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 564/1792 246/2000 NeoElection-PT-6-LTLFireability-00 38570705 m, 79760 m/sec, 561373963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 569/1792 248/2000 NeoElection-PT-6-LTLFireability-00 38898825 m, 65624 m/sec, 566316268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 574/1792 251/2000 NeoElection-PT-6-LTLFireability-00 39243703 m, 68975 m/sec, 571188712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 579/1792 253/2000 NeoElection-PT-6-LTLFireability-00 39547792 m, 60817 m/sec, 576236635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 584/1792 254/2000 NeoElection-PT-6-LTLFireability-00 39834733 m, 57388 m/sec, 581211194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 589/1792 256/2000 NeoElection-PT-6-LTLFireability-00 40131125 m, 59278 m/sec, 586190128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 594/1792 258/2000 NeoElection-PT-6-LTLFireability-00 40449146 m, 63604 m/sec, 590987833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 599/1792 260/2000 NeoElection-PT-6-LTLFireability-00 40750104 m, 60191 m/sec, 595722291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 604/1792 262/2000 NeoElection-PT-6-LTLFireability-00 41077184 m, 65416 m/sec, 600354473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 609/1792 265/2000 NeoElection-PT-6-LTLFireability-00 41451399 m, 74843 m/sec, 605164361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 614/1792 267/2000 NeoElection-PT-6-LTLFireability-00 41767089 m, 63138 m/sec, 610074447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 619/1792 269/2000 NeoElection-PT-6-LTLFireability-00 42139249 m, 74432 m/sec, 614921935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 624/1792 271/2000 NeoElection-PT-6-LTLFireability-00 42506202 m, 73390 m/sec, 619735777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 629/1792 274/2000 NeoElection-PT-6-LTLFireability-00 42856347 m, 70029 m/sec, 624458008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 634/1792 276/2000 NeoElection-PT-6-LTLFireability-00 43220137 m, 72758 m/sec, 629249960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 639/1792 278/2000 NeoElection-PT-6-LTLFireability-00 43533532 m, 62679 m/sec, 633964348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 644/1792 280/2000 NeoElection-PT-6-LTLFireability-00 43886934 m, 70680 m/sec, 638621992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 649/1792 282/2000 NeoElection-PT-6-LTLFireability-00 44174779 m, 57569 m/sec, 643386017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 654/1792 284/2000 NeoElection-PT-6-LTLFireability-00 44481737 m, 61391 m/sec, 647979135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 659/1792 286/2000 NeoElection-PT-6-LTLFireability-00 44832060 m, 70064 m/sec, 653203227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 664/1792 288/2000 NeoElection-PT-6-LTLFireability-00 45157328 m, 65053 m/sec, 658521344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 669/1792 290/2000 NeoElection-PT-6-LTLFireability-00 45452586 m, 59051 m/sec, 663824847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 674/1792 292/2000 NeoElection-PT-6-LTLFireability-00 45733242 m, 56131 m/sec, 669114222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 679/1792 294/2000 NeoElection-PT-6-LTLFireability-00 46037479 m, 60847 m/sec, 674277221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 684/1792 296/2000 NeoElection-PT-6-LTLFireability-00 46338131 m, 60130 m/sec, 679413201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 689/1792 298/2000 NeoElection-PT-6-LTLFireability-00 46640198 m, 60413 m/sec, 684685866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 694/1792 300/2000 NeoElection-PT-6-LTLFireability-00 47014327 m, 74825 m/sec, 689516602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 699/1792 302/2000 NeoElection-PT-6-LTLFireability-00 47358226 m, 68779 m/sec, 694687824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 704/1792 304/2000 NeoElection-PT-6-LTLFireability-00 47660037 m, 60362 m/sec, 700011934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 709/1792 306/2000 NeoElection-PT-6-LTLFireability-00 47939287 m, 55850 m/sec, 705343127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 714/1792 308/2000 NeoElection-PT-6-LTLFireability-00 48220266 m, 56195 m/sec, 710513477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 719/1792 310/2000 NeoElection-PT-6-LTLFireability-00 48502430 m, 56432 m/sec, 715647623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 724/1792 312/2000 NeoElection-PT-6-LTLFireability-00 48830419 m, 65597 m/sec, 720778866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 729/1792 314/2000 NeoElection-PT-6-LTLFireability-00 49199753 m, 73866 m/sec, 725636940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 734/1792 316/2000 NeoElection-PT-6-LTLFireability-00 49487951 m, 57639 m/sec, 730851360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 739/1792 318/2000 NeoElection-PT-6-LTLFireability-00 49765348 m, 55479 m/sec, 735978008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 744/1792 319/2000 NeoElection-PT-6-LTLFireability-00 50030667 m, 53063 m/sec, 741235382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 749/1792 321/2000 NeoElection-PT-6-LTLFireability-00 50280337 m, 49934 m/sec, 746368075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 754/1792 322/2000 NeoElection-PT-6-LTLFireability-00 50521407 m, 48214 m/sec, 751636601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 759/1792 324/2000 NeoElection-PT-6-LTLFireability-00 50752787 m, 46276 m/sec, 756782051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 764/1792 325/2000 NeoElection-PT-6-LTLFireability-00 51016561 m, 52754 m/sec, 761783122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 769/1792 327/2000 NeoElection-PT-6-LTLFireability-00 51252034 m, 47094 m/sec, 766716821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 774/1792 329/2000 NeoElection-PT-6-LTLFireability-00 51525897 m, 54772 m/sec, 771779390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 779/1792 330/2000 NeoElection-PT-6-LTLFireability-00 51777321 m, 50284 m/sec, 776987243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 784/1792 332/2000 NeoElection-PT-6-LTLFireability-00 52068152 m, 58166 m/sec, 782252865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 789/1792 334/2000 NeoElection-PT-6-LTLFireability-00 52353964 m, 57162 m/sec, 787591671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 794/1792 336/2000 NeoElection-PT-6-LTLFireability-00 52626235 m, 54454 m/sec, 792952615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 799/1792 337/2000 NeoElection-PT-6-LTLFireability-00 52882575 m, 51268 m/sec, 798208103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 804/1792 339/2000 NeoElection-PT-6-LTLFireability-00 53138663 m, 51217 m/sec, 803481094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 809/1792 341/2000 NeoElection-PT-6-LTLFireability-00 53397050 m, 51677 m/sec, 808606742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 814/1792 342/2000 NeoElection-PT-6-LTLFireability-00 53652024 m, 50994 m/sec, 813770190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 819/1792 344/2000 NeoElection-PT-6-LTLFireability-00 53897266 m, 49048 m/sec, 818821899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 824/1792 345/2000 NeoElection-PT-6-LTLFireability-00 54155045 m, 51555 m/sec, 824064145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 829/1792 347/2000 NeoElection-PT-6-LTLFireability-00 54418722 m, 52735 m/sec, 829364827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 834/1792 349/2000 NeoElection-PT-6-LTLFireability-00 54753066 m, 66868 m/sec, 834303979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 839/1792 351/2000 NeoElection-PT-6-LTLFireability-00 55104591 m, 70305 m/sec, 839023607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 844/1792 353/2000 NeoElection-PT-6-LTLFireability-00 55397531 m, 58588 m/sec, 843921848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 849/1792 355/2000 NeoElection-PT-6-LTLFireability-00 55715415 m, 63576 m/sec, 849152907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 854/1792 357/2000 NeoElection-PT-6-LTLFireability-00 56012294 m, 59375 m/sec, 854474343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 859/1792 359/2000 NeoElection-PT-6-LTLFireability-00 56305314 m, 58604 m/sec, 859787117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 864/1792 361/2000 NeoElection-PT-6-LTLFireability-00 56569955 m, 52928 m/sec, 865043526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 869/1792 362/2000 NeoElection-PT-6-LTLFireability-00 56831341 m, 52277 m/sec, 870387522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 874/1792 364/2000 NeoElection-PT-6-LTLFireability-00 57079270 m, 49585 m/sec, 875611477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 879/1792 366/2000 NeoElection-PT-6-LTLFireability-00 57361882 m, 56522 m/sec, 880714216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 884/1792 367/2000 NeoElection-PT-6-LTLFireability-00 57617270 m, 51077 m/sec, 885750061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 889/1792 369/2000 NeoElection-PT-6-LTLFireability-00 57914223 m, 59390 m/sec, 891022039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 894/1792 371/2000 NeoElection-PT-6-LTLFireability-00 58182584 m, 53672 m/sec, 896207196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 899/1792 373/2000 NeoElection-PT-6-LTLFireability-00 58499726 m, 63428 m/sec, 901429100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 904/1792 375/2000 NeoElection-PT-6-LTLFireability-00 58798299 m, 59714 m/sec, 906576588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 909/1792 377/2000 NeoElection-PT-6-LTLFireability-00 59076401 m, 55620 m/sec, 911762772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 914/1792 378/2000 NeoElection-PT-6-LTLFireability-00 59342177 m, 53155 m/sec, 916932274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 919/1792 380/2000 NeoElection-PT-6-LTLFireability-00 59595313 m, 50627 m/sec, 922072723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 924/1792 382/2000 NeoElection-PT-6-LTLFireability-00 59860881 m, 53113 m/sec, 927100584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 929/1792 383/2000 NeoElection-PT-6-LTLFireability-00 60128840 m, 53591 m/sec, 932034141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 934/1792 385/2000 NeoElection-PT-6-LTLFireability-00 60401581 m, 54548 m/sec, 936990809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 939/1792 387/2000 NeoElection-PT-6-LTLFireability-00 60682719 m, 56227 m/sec, 942129213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 944/1792 389/2000 NeoElection-PT-6-LTLFireability-00 61010150 m, 65486 m/sec, 947088062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 949/1792 391/2000 NeoElection-PT-6-LTLFireability-00 61390228 m, 76015 m/sec, 951810429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 954/1792 394/2000 NeoElection-PT-6-LTLFireability-00 61754347 m, 72823 m/sec, 956539753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 959/1792 396/2000 NeoElection-PT-6-LTLFireability-00 62067750 m, 62680 m/sec, 961246382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 964/1792 398/2000 NeoElection-PT-6-LTLFireability-00 62383003 m, 63050 m/sec, 966217791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 969/1792 400/2000 NeoElection-PT-6-LTLFireability-00 62683925 m, 60184 m/sec, 971058807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 974/1792 402/2000 NeoElection-PT-6-LTLFireability-00 63021710 m, 67557 m/sec, 975765974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 979/1792 404/2000 NeoElection-PT-6-LTLFireability-00 63370067 m, 69671 m/sec, 980545704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 984/1792 406/2000 NeoElection-PT-6-LTLFireability-00 63711577 m, 68302 m/sec, 985271070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 989/1792 408/2000 NeoElection-PT-6-LTLFireability-00 64051993 m, 68083 m/sec, 990020946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 994/1792 410/2000 NeoElection-PT-6-LTLFireability-00 64328267 m, 55254 m/sec, 995119786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 999/1792 412/2000 NeoElection-PT-6-LTLFireability-00 64629900 m, 60326 m/sec, 1000178086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1004/1792 414/2000 NeoElection-PT-6-LTLFireability-00 64924739 m, 58967 m/sec, 1005168641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1009/1792 415/2000 NeoElection-PT-6-LTLFireability-00 65165557 m, 48163 m/sec, 1010249362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1014/1792 417/2000 NeoElection-PT-6-LTLFireability-00 65407766 m, 48441 m/sec, 1015175298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1019/1792 419/2000 NeoElection-PT-6-LTLFireability-00 65665504 m, 51547 m/sec, 1020404155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1024/1792 420/2000 NeoElection-PT-6-LTLFireability-00 65902167 m, 47332 m/sec, 1025519949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1029/1792 422/2000 NeoElection-PT-6-LTLFireability-00 66194910 m, 58548 m/sec, 1030393655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1034/1792 424/2000 NeoElection-PT-6-LTLFireability-00 66454102 m, 51838 m/sec, 1035587889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1039/1792 425/2000 NeoElection-PT-6-LTLFireability-00 66719341 m, 53047 m/sec, 1040646754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1044/1792 427/2000 NeoElection-PT-6-LTLFireability-00 66985036 m, 53139 m/sec, 1045767579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1049/1792 429/2000 NeoElection-PT-6-LTLFireability-00 67257344 m, 54461 m/sec, 1050700624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1054/1792 431/2000 NeoElection-PT-6-LTLFireability-00 67628756 m, 74282 m/sec, 1055421091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1059/1792 433/2000 NeoElection-PT-6-LTLFireability-00 67972859 m, 68820 m/sec, 1060110776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1065/1792 435/2000 NeoElection-PT-6-LTLFireability-00 68318598 m, 69147 m/sec, 1064673665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1070/1792 438/2000 NeoElection-PT-6-LTLFireability-00 68727986 m, 81877 m/sec, 1069494212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1075/1792 440/2000 NeoElection-PT-6-LTLFireability-00 69096101 m, 73623 m/sec, 1074329759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1080/1792 442/2000 NeoElection-PT-6-LTLFireability-00 69410802 m, 62940 m/sec, 1079274902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1085/1792 445/2000 NeoElection-PT-6-LTLFireability-00 69756985 m, 69236 m/sec, 1084037917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1090/1792 447/2000 NeoElection-PT-6-LTLFireability-00 70126470 m, 73897 m/sec, 1088815332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1095/1792 449/2000 NeoElection-PT-6-LTLFireability-00 70474446 m, 69595 m/sec, 1093572059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1100/1792 452/2000 NeoElection-PT-6-LTLFireability-00 70836500 m, 72410 m/sec, 1098241859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1105/1792 454/2000 NeoElection-PT-6-LTLFireability-00 71209270 m, 74554 m/sec, 1103174543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1110/1792 456/2000 NeoElection-PT-6-LTLFireability-00 71525352 m, 63216 m/sec, 1108162319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1115/1792 458/2000 NeoElection-PT-6-LTLFireability-00 71868558 m, 68641 m/sec, 1112906219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1120/1792 460/2000 NeoElection-PT-6-LTLFireability-00 72237860 m, 73860 m/sec, 1117691947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1125/1792 463/2000 NeoElection-PT-6-LTLFireability-00 72564709 m, 65369 m/sec, 1122386581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1130/1792 465/2000 NeoElection-PT-6-LTLFireability-00 72913136 m, 69685 m/sec, 1127134625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1135/1792 467/2000 NeoElection-PT-6-LTLFireability-00 73251713 m, 67715 m/sec, 1131862956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1140/1792 469/2000 NeoElection-PT-6-LTLFireability-00 73553311 m, 60319 m/sec, 1136756547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1145/1792 470/2000 NeoElection-PT-6-LTLFireability-00 73816621 m, 52662 m/sec, 1141626758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1150/1792 472/2000 NeoElection-PT-6-LTLFireability-00 74100093 m, 56694 m/sec, 1146505726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1155/1792 474/2000 NeoElection-PT-6-LTLFireability-00 74392145 m, 58410 m/sec, 1151114903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1160/1792 476/2000 NeoElection-PT-6-LTLFireability-00 74719282 m, 65427 m/sec, 1155730620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1165/1792 478/2000 NeoElection-PT-6-LTLFireability-00 75037233 m, 63590 m/sec, 1160633826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1170/1792 480/2000 NeoElection-PT-6-LTLFireability-00 75354138 m, 63381 m/sec, 1165741990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1175/1792 482/2000 NeoElection-PT-6-LTLFireability-00 75649905 m, 59153 m/sec, 1170880235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1180/1792 484/2000 NeoElection-PT-6-LTLFireability-00 75943507 m, 58720 m/sec, 1175974202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1185/1792 486/2000 NeoElection-PT-6-LTLFireability-00 76225417 m, 56382 m/sec, 1180941122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1190/1792 488/2000 NeoElection-PT-6-LTLFireability-00 76513379 m, 57592 m/sec, 1185894252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1195/1792 489/2000 NeoElection-PT-6-LTLFireability-00 76792658 m, 55855 m/sec, 1190709598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1200/1792 491/2000 NeoElection-PT-6-LTLFireability-00 77073317 m, 56131 m/sec, 1195591189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1205/1792 493/2000 NeoElection-PT-6-LTLFireability-00 77361734 m, 57683 m/sec, 1200559730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1210/1792 495/2000 NeoElection-PT-6-LTLFireability-00 77678663 m, 63385 m/sec, 1205405346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1215/1792 497/2000 NeoElection-PT-6-LTLFireability-00 77989017 m, 62070 m/sec, 1209877203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1220/1792 499/2000 NeoElection-PT-6-LTLFireability-00 78269438 m, 56084 m/sec, 1214683727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1225/1792 500/2000 NeoElection-PT-6-LTLFireability-00 78534233 m, 52959 m/sec, 1219396943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1230/1792 503/2000 NeoElection-PT-6-LTLFireability-00 78902194 m, 73592 m/sec, 1224306306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1235/1792 505/2000 NeoElection-PT-6-LTLFireability-00 79263704 m, 72302 m/sec, 1229135090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1240/1792 507/2000 NeoElection-PT-6-LTLFireability-00 79588740 m, 65007 m/sec, 1234146796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1245/1792 509/2000 NeoElection-PT-6-LTLFireability-00 79871231 m, 56498 m/sec, 1239134883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1250/1792 511/2000 NeoElection-PT-6-LTLFireability-00 80194927 m, 64739 m/sec, 1243892336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1255/1792 513/2000 NeoElection-PT-6-LTLFireability-00 80520847 m, 65184 m/sec, 1248653764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1260/1792 515/2000 NeoElection-PT-6-LTLFireability-00 80858276 m, 67485 m/sec, 1253539030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1265/1792 518/2000 NeoElection-PT-6-LTLFireability-00 81234307 m, 75206 m/sec, 1258294700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1270/1792 520/2000 NeoElection-PT-6-LTLFireability-00 81596290 m, 72396 m/sec, 1263031130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1275/1792 522/2000 NeoElection-PT-6-LTLFireability-00 81914107 m, 63563 m/sec, 1267930092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1280/1792 524/2000 NeoElection-PT-6-LTLFireability-00 82196217 m, 56422 m/sec, 1272841809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1285/1792 526/2000 NeoElection-PT-6-LTLFireability-00 82507034 m, 62163 m/sec, 1277605146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1290/1792 528/2000 NeoElection-PT-6-LTLFireability-00 82818023 m, 62197 m/sec, 1282230914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1295/1792 530/2000 NeoElection-PT-6-LTLFireability-00 83163764 m, 69148 m/sec, 1286935451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1300/1792 532/2000 NeoElection-PT-6-LTLFireability-00 83506185 m, 68484 m/sec, 1291671035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1305/1792 534/2000 NeoElection-PT-6-LTLFireability-00 83840947 m, 66952 m/sec, 1296273117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1310/1792 536/2000 NeoElection-PT-6-LTLFireability-00 84133036 m, 58417 m/sec, 1300835318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1315/1792 539/2000 NeoElection-PT-6-LTLFireability-00 84524326 m, 78258 m/sec, 1305721772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1320/1792 541/2000 NeoElection-PT-6-LTLFireability-00 84910231 m, 77181 m/sec, 1310682013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1325/1792 543/2000 NeoElection-PT-6-LTLFireability-00 85243399 m, 66633 m/sec, 1315756206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1330/1792 546/2000 NeoElection-PT-6-LTLFireability-00 85592002 m, 69720 m/sec, 1320636309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1335/1792 548/2000 NeoElection-PT-6-LTLFireability-00 85966200 m, 74839 m/sec, 1325505217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1340/1792 550/2000 NeoElection-PT-6-LTLFireability-00 86345689 m, 75897 m/sec, 1330345832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1345/1792 553/2000 NeoElection-PT-6-LTLFireability-00 86731483 m, 77158 m/sec, 1335134486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1350/1792 555/2000 NeoElection-PT-6-LTLFireability-00 87101966 m, 74096 m/sec, 1340107858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1355/1792 557/2000 NeoElection-PT-6-LTLFireability-00 87420300 m, 63666 m/sec, 1345193265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1360/1792 559/2000 NeoElection-PT-6-LTLFireability-00 87777105 m, 71361 m/sec, 1350060539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1365/1792 562/2000 NeoElection-PT-6-LTLFireability-00 88163616 m, 77302 m/sec, 1355001662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1370/1792 564/2000 NeoElection-PT-6-LTLFireability-00 88537916 m, 74860 m/sec, 1359836475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1375/1792 566/2000 NeoElection-PT-6-LTLFireability-00 88875872 m, 67591 m/sec, 1364689510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1380/1792 569/2000 NeoElection-PT-6-LTLFireability-00 89215922 m, 68010 m/sec, 1369532008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1385/1792 570/2000 NeoElection-PT-6-LTLFireability-00 89511629 m, 59141 m/sec, 1374471731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1390/1792 572/2000 NeoElection-PT-6-LTLFireability-00 89776121 m, 52898 m/sec, 1379446386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1395/1792 574/2000 NeoElection-PT-6-LTLFireability-00 90077881 m, 60352 m/sec, 1384228022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1400/1792 576/2000 NeoElection-PT-6-LTLFireability-00 90372465 m, 58916 m/sec, 1388861518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1405/1792 578/2000 NeoElection-PT-6-LTLFireability-00 90700213 m, 65549 m/sec, 1393700831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1410/1792 580/2000 NeoElection-PT-6-LTLFireability-00 91025423 m, 65042 m/sec, 1398769808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1415/1792 582/2000 NeoElection-PT-6-LTLFireability-00 91349582 m, 64831 m/sec, 1403871707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1420/1792 584/2000 NeoElection-PT-6-LTLFireability-00 91646813 m, 59446 m/sec, 1409064751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1425/1792 586/2000 NeoElection-PT-6-LTLFireability-00 91937762 m, 58189 m/sec, 1414200472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1430/1792 588/2000 NeoElection-PT-6-LTLFireability-00 92225120 m, 57471 m/sec, 1419234396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1435/1792 590/2000 NeoElection-PT-6-LTLFireability-00 92512775 m, 57531 m/sec, 1424201427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1440/1792 591/2000 NeoElection-PT-6-LTLFireability-00 92784374 m, 54319 m/sec, 1429098831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1445/1792 593/2000 NeoElection-PT-6-LTLFireability-00 93081030 m, 59331 m/sec, 1434117172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1450/1792 595/2000 NeoElection-PT-6-LTLFireability-00 93374730 m, 58740 m/sec, 1439183642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1455/1792 597/2000 NeoElection-PT-6-LTLFireability-00 93727415 m, 70537 m/sec, 1443896494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1460/1792 599/2000 NeoElection-PT-6-LTLFireability-00 94070568 m, 68630 m/sec, 1448616330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1465/1792 601/2000 NeoElection-PT-6-LTLFireability-00 94361045 m, 58095 m/sec, 1453440648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1470/1792 604/2000 NeoElection-PT-6-LTLFireability-00 94735698 m, 74930 m/sec, 1458397415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1475/1792 606/2000 NeoElection-PT-6-LTLFireability-00 95106213 m, 74103 m/sec, 1463338831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1480/1792 608/2000 NeoElection-PT-6-LTLFireability-00 95429127 m, 64582 m/sec, 1468333424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1485/1792 610/2000 NeoElection-PT-6-LTLFireability-00 95718289 m, 57832 m/sec, 1473410375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1490/1792 612/2000 NeoElection-PT-6-LTLFireability-00 96036784 m, 63699 m/sec, 1478287542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1495/1792 614/2000 NeoElection-PT-6-LTLFireability-00 96362484 m, 65140 m/sec, 1483038458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1500/1792 616/2000 NeoElection-PT-6-LTLFireability-00 96704146 m, 68332 m/sec, 1488001923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1505/1792 619/2000 NeoElection-PT-6-LTLFireability-00 97091670 m, 77504 m/sec, 1492866403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1510/1792 621/2000 NeoElection-PT-6-LTLFireability-00 97461589 m, 73983 m/sec, 1497716351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1515/1792 623/2000 NeoElection-PT-6-LTLFireability-00 97784863 m, 64654 m/sec, 1502628492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1520/1792 625/2000 NeoElection-PT-6-LTLFireability-00 98068737 m, 56774 m/sec, 1507621432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1525/1792 627/2000 NeoElection-PT-6-LTLFireability-00 98381923 m, 62637 m/sec, 1512425293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1530/1792 629/2000 NeoElection-PT-6-LTLFireability-00 98694894 m, 62594 m/sec, 1517083597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1535/1792 631/2000 NeoElection-PT-6-LTLFireability-00 99046911 m, 70403 m/sec, 1521902698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1540/1792 634/2000 NeoElection-PT-6-LTLFireability-00 99417927 m, 74203 m/sec, 1526668875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1545/1792 636/2000 NeoElection-PT-6-LTLFireability-00 99775785 m, 71571 m/sec, 1531577804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1550/1792 638/2000 NeoElection-PT-6-LTLFireability-00 100168906 m, 78624 m/sec, 1536270076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1555/1792 641/2000 NeoElection-PT-6-LTLFireability-00 100538633 m, 73945 m/sec, 1540958302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1560/1792 643/2000 NeoElection-PT-6-LTLFireability-00 100911729 m, 74619 m/sec, 1545622059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1565/1792 645/2000 NeoElection-PT-6-LTLFireability-00 101270849 m, 71824 m/sec, 1550529736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1570/1792 648/2000 NeoElection-PT-6-LTLFireability-00 101651772 m, 76184 m/sec, 1555247182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1575/1792 650/2000 NeoElection-PT-6-LTLFireability-00 102007184 m, 71082 m/sec, 1559919201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1580/1792 652/2000 NeoElection-PT-6-LTLFireability-00 102329738 m, 64510 m/sec, 1564668914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1585/1792 654/2000 NeoElection-PT-6-LTLFireability-00 102617093 m, 57471 m/sec, 1569562032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1590/1792 656/2000 NeoElection-PT-6-LTLFireability-00 102940196 m, 64620 m/sec, 1574269397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1595/1792 658/2000 NeoElection-PT-6-LTLFireability-00 103277755 m, 67511 m/sec, 1578934019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1600/1792 660/2000 NeoElection-PT-6-LTLFireability-00 103608956 m, 66240 m/sec, 1583775477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1605/1792 662/2000 NeoElection-PT-6-LTLFireability-00 103917284 m, 61665 m/sec, 1588783142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1610/1792 664/2000 NeoElection-PT-6-LTLFireability-00 104231239 m, 62791 m/sec, 1593793568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1615/1792 666/2000 NeoElection-PT-6-LTLFireability-00 104545636 m, 62879 m/sec, 1598744048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1620/1792 668/2000 NeoElection-PT-6-LTLFireability-00 104868412 m, 64555 m/sec, 1603667859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1625/1792 670/2000 NeoElection-PT-6-LTLFireability-00 105186101 m, 63537 m/sec, 1608517288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1630/1792 672/2000 NeoElection-PT-6-LTLFireability-00 105515654 m, 65910 m/sec, 1613174321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1635/1792 674/2000 NeoElection-PT-6-LTLFireability-00 105827614 m, 62392 m/sec, 1617961360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1640/1792 676/2000 NeoElection-PT-6-LTLFireability-00 106180137 m, 70504 m/sec, 1622871066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1645/1792 678/2000 NeoElection-PT-6-LTLFireability-00 106499157 m, 63804 m/sec, 1627932372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1650/1792 681/2000 NeoElection-PT-6-LTLFireability-00 106853281 m, 70824 m/sec, 1632781127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1655/1792 683/2000 NeoElection-PT-6-LTLFireability-00 107222614 m, 73866 m/sec, 1637587958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1660/1792 685/2000 NeoElection-PT-6-LTLFireability-00 107588496 m, 73176 m/sec, 1642400198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1665/1792 688/2000 NeoElection-PT-6-LTLFireability-00 107920954 m, 66491 m/sec, 1647373464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1670/1792 690/2000 NeoElection-PT-6-LTLFireability-00 108269218 m, 69652 m/sec, 1652226840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1675/1792 692/2000 NeoElection-PT-6-LTLFireability-00 108634160 m, 72988 m/sec, 1656961392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1680/1792 694/2000 NeoElection-PT-6-LTLFireability-00 108990756 m, 71319 m/sec, 1661727571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1685/1792 697/2000 NeoElection-PT-6-LTLFireability-00 109355361 m, 72921 m/sec, 1666436886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1690/1792 699/2000 NeoElection-PT-6-LTLFireability-00 109678989 m, 64725 m/sec, 1671195217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1695/1792 701/2000 NeoElection-PT-6-LTLFireability-00 109995222 m, 63246 m/sec, 1676024310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1700/1792 703/2000 NeoElection-PT-6-LTLFireability-00 110297014 m, 60358 m/sec, 1680909056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1705/1792 705/2000 NeoElection-PT-6-LTLFireability-00 110608507 m, 62298 m/sec, 1685697502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1710/1792 707/2000 NeoElection-PT-6-LTLFireability-00 110958641 m, 70026 m/sec, 1690473539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1715/1792 709/2000 NeoElection-PT-6-LTLFireability-00 111319923 m, 72256 m/sec, 1695185930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1720/1792 711/2000 NeoElection-PT-6-LTLFireability-00 111656221 m, 67259 m/sec, 1699945785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1725/1792 713/2000 NeoElection-PT-6-LTLFireability-00 111993340 m, 67423 m/sec, 1704795125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1730/1792 715/2000 NeoElection-PT-6-LTLFireability-00 112295025 m, 60337 m/sec, 1709665870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1735/1792 717/2000 NeoElection-PT-6-LTLFireability-00 112617649 m, 64524 m/sec, 1714497835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1740/1792 719/2000 NeoElection-PT-6-LTLFireability-00 112956199 m, 67710 m/sec, 1719164939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1745/1792 722/2000 NeoElection-PT-6-LTLFireability-00 113320063 m, 72772 m/sec, 1723757402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1750/1792 724/2000 NeoElection-PT-6-LTLFireability-00 113661381 m, 68263 m/sec, 1728449064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1755/1792 726/2000 NeoElection-PT-6-LTLFireability-00 114014552 m, 70634 m/sec, 1733045036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1760/1792 728/2000 NeoElection-PT-6-LTLFireability-00 114319063 m, 60902 m/sec, 1737659840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1765/1792 730/2000 NeoElection-PT-6-LTLFireability-00 114661860 m, 68559 m/sec, 1742188479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1770/1792 732/2000 NeoElection-PT-6-LTLFireability-00 114997793 m, 67186 m/sec, 1746999269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1775/1792 734/2000 NeoElection-PT-6-LTLFireability-00 115316180 m, 63677 m/sec, 1751933166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1780/1792 736/2000 NeoElection-PT-6-LTLFireability-00 115613062 m, 59376 m/sec, 1756872098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1785/1792 738/2000 NeoElection-PT-6-LTLFireability-00 115952646 m, 67916 m/sec, 1761624490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1790/1792 741/2000 NeoElection-PT-6-LTLFireability-00 116321254 m, 73721 m/sec, 1766309855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for NeoElection-PT-6-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 NeoElection-PT-6-LTLFireability-05
[[35mlola[0m][I] time limit : 1789 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NeoElection-PT-6-LTLFireability-00
[[35mlola[0m][I] time limit : 1789 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-01: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-6-LTLFireability-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-6-LTLFireability-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-6-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/1789 4/5 NeoElection-PT-6-LTLFireability-00 469124 m, -23170426 m/sec, 5115956 t fired, .
[[35mlola[0m][.] 16 LTL EXCL 5/1789 5/2000 NeoElection-PT-6-LTLFireability-05 671906 m, 134381 m/sec, 4817698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-6"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-6, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353600532"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-6.tgz
mv NeoElection-PT-6 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;