About the Execution of LoLA for NeoElection-PT-4
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16204.743 | 867415.00 | 876469.00 | 1959.30 | ?F??T???FTFFF??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353500516.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-4, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353500516
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 8.2M
-rw-r--r-- 1 mcc users 256K Apr 11 18:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 819K Apr 11 18:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 139K Apr 11 18:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 484K Apr 11 18:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 162K Apr 23 07:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 392K Apr 23 07:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 34K Apr 23 07:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 95K Apr 23 07:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 426K Apr 11 18:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.4M Apr 11 18:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 427K Apr 11 18:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 18:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 22K Apr 23 07:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 43K Apr 23 07:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 2.1M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-4-LTLFireability-00
FORMULA_NAME NeoElection-PT-4-LTLFireability-01
FORMULA_NAME NeoElection-PT-4-LTLFireability-02
FORMULA_NAME NeoElection-PT-4-LTLFireability-03
FORMULA_NAME NeoElection-PT-4-LTLFireability-04
FORMULA_NAME NeoElection-PT-4-LTLFireability-05
FORMULA_NAME NeoElection-PT-4-LTLFireability-06
FORMULA_NAME NeoElection-PT-4-LTLFireability-07
FORMULA_NAME NeoElection-PT-4-LTLFireability-08
FORMULA_NAME NeoElection-PT-4-LTLFireability-09
FORMULA_NAME NeoElection-PT-4-LTLFireability-10
FORMULA_NAME NeoElection-PT-4-LTLFireability-11
FORMULA_NAME NeoElection-PT-4-LTLFireability-12
FORMULA_NAME NeoElection-PT-4-LTLFireability-13
FORMULA_NAME NeoElection-PT-4-LTLFireability-14
FORMULA_NAME NeoElection-PT-4-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717077520865
FORMULA NeoElection-PT-4-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NeoElection-PT-4-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717078388280
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 2213 transitions removed,1687 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 NeoElection-PT-4-LTLFireability-04
[[35mlola[0m][I] time limit : 119 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for NeoElection-PT-4-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 60
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 NeoElection-PT-4-LTLFireability-11
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for NeoElection-PT-4-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 NeoElection-PT-4-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 NeoElection-PT-4-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 NeoElection-PT-4-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 NeoElection-PT-4-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for NeoElection-PT-4-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 NeoElection-PT-4-LTLFireability-10
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for NeoElection-PT-4-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for NeoElection-PT-4-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for NeoElection-PT-4-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for NeoElection-PT-4-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NeoElection-PT-4-LTLFireability-02
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 9 NeoElection-PT-4-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 21 NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for NeoElection-PT-4-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/327 15/2000 NeoElection-PT-4-LTLFireability-02 2218002 m, 443600 m/sec, 5005197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/327 29/2000 NeoElection-PT-4-LTLFireability-02 4425098 m, 441419 m/sec, 10616894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/327 44/2000 NeoElection-PT-4-LTLFireability-02 6749627 m, 464905 m/sec, 16207295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/327 60/2000 NeoElection-PT-4-LTLFireability-02 9132040 m, 476482 m/sec, 21890577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/327 75/2000 NeoElection-PT-4-LTLFireability-02 11418150 m, 457222 m/sec, 27473496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/327 87/2000 NeoElection-PT-4-LTLFireability-02 13318063 m, 379982 m/sec, 32870608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/327 97/2000 NeoElection-PT-4-LTLFireability-02 14785534 m, 293494 m/sec, 39466322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/327 105/2000 NeoElection-PT-4-LTLFireability-02 16135802 m, 270053 m/sec, 45886314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/327 113/2000 NeoElection-PT-4-LTLFireability-02 17282525 m, 229344 m/sec, 52039309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/327 121/2000 NeoElection-PT-4-LTLFireability-02 18582393 m, 259973 m/sec, 58314377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/327 130/2000 NeoElection-PT-4-LTLFireability-02 19902408 m, 264003 m/sec, 64681268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/327 138/2000 NeoElection-PT-4-LTLFireability-02 21201431 m, 259804 m/sec, 70957173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/327 148/2000 NeoElection-PT-4-LTLFireability-02 22678344 m, 295382 m/sec, 77700825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/327 156/2000 NeoElection-PT-4-LTLFireability-02 23912420 m, 246815 m/sec, 83922764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/327 164/2000 NeoElection-PT-4-LTLFireability-02 25152924 m, 248100 m/sec, 89954321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/327 176/2000 NeoElection-PT-4-LTLFireability-02 26963868 m, 362188 m/sec, 95839592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/327 190/2000 NeoElection-PT-4-LTLFireability-02 29141434 m, 435513 m/sec, 101187593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/327 202/2000 NeoElection-PT-4-LTLFireability-02 30970761 m, 365865 m/sec, 107318878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/327 210/2000 NeoElection-PT-4-LTLFireability-02 32233302 m, 252508 m/sec, 113603124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/327 218/2000 NeoElection-PT-4-LTLFireability-02 33493537 m, 252047 m/sec, 119706171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NeoElection-PT-4-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 34462871
[[35mlola[0m][I] fired transitions : 124395258
[[35mlola[0m][I] time used : 103
[[35mlola[0m][I] memory pages used : 224
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 NeoElection-PT-4-LTLFireability-15
[[35mlola[0m][I] time limit : 349 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for NeoElection-PT-4-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 NeoElection-PT-4-LTLFireability-14
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for NeoElection-PT-4-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 NeoElection-PT-4-LTLFireability-13
[[35mlola[0m][I] time limit : 437 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for NeoElection-PT-4-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 21 NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] time limit : 499 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 21 NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] time limit : 582 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NeoElection-PT-4-LTLFireability-00
[[35mlola[0m][I] time limit : 699 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NeoElection-PT-4-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 169
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 9 NeoElection-PT-4-LTLFireability-03
[[35mlola[0m][I] time limit : 874 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-03: F 0 0 1 0 2 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-07: CONJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EG EXCL 2/874 2/2000 NeoElection-PT-4-LTLFireability-03 408373 m, 81674 m/sec, 1383186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for NeoElection-PT-4-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 967680
[[35mlola[0m][I] fired transitions : 3586816
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 21 NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] time limit : 1164 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for NeoElection-PT-4-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 NeoElection-PT-4-LTLFireability-05
[[35mlola[0m][I] time limit : 1746 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 3/1746 4/2000 NeoElection-PT-4-LTLFireability-05 585716 m, 117143 m/sec, 5683935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 8/1746 10/2000 NeoElection-PT-4-LTLFireability-05 1438079 m, 170472 m/sec, 14967880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 13/1746 14/2000 NeoElection-PT-4-LTLFireability-05 2155854 m, 143555 m/sec, 24117105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 18/1746 19/2000 NeoElection-PT-4-LTLFireability-05 2945431 m, 157915 m/sec, 33215668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 23/1746 24/2000 NeoElection-PT-4-LTLFireability-05 3740983 m, 159110 m/sec, 42271332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 28/1746 29/2000 NeoElection-PT-4-LTLFireability-05 4514981 m, 154799 m/sec, 51260844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 33/1746 34/2000 NeoElection-PT-4-LTLFireability-05 5292095 m, 155422 m/sec, 60003091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 38/1746 38/2000 NeoElection-PT-4-LTLFireability-05 6003892 m, 142359 m/sec, 68331194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 43/1746 43/2000 NeoElection-PT-4-LTLFireability-05 6725675 m, 144356 m/sec, 76707925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 48/1746 48/2000 NeoElection-PT-4-LTLFireability-05 7530359 m, 160936 m/sec, 85447227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 53/1746 53/2000 NeoElection-PT-4-LTLFireability-05 8291789 m, 152286 m/sec, 94383767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 58/1746 57/2000 NeoElection-PT-4-LTLFireability-05 9049842 m, 151610 m/sec, 103217303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 63/1746 63/2000 NeoElection-PT-4-LTLFireability-05 9860583 m, 162148 m/sec, 112208244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 68/1746 67/2000 NeoElection-PT-4-LTLFireability-05 10610858 m, 150055 m/sec, 121102762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 73/1746 72/2000 NeoElection-PT-4-LTLFireability-05 11395828 m, 156994 m/sec, 129960257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 78/1746 77/2000 NeoElection-PT-4-LTLFireability-05 12175304 m, 155895 m/sec, 138889287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 83/1746 82/2000 NeoElection-PT-4-LTLFireability-05 12936849 m, 152309 m/sec, 147851300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 88/1746 87/2000 NeoElection-PT-4-LTLFireability-05 13702610 m, 153152 m/sec, 156695954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 93/1746 91/2000 NeoElection-PT-4-LTLFireability-05 14424313 m, 144340 m/sec, 164967048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 98/1746 96/2000 NeoElection-PT-4-LTLFireability-05 15178575 m, 150852 m/sec, 173449760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 103/1746 101/2000 NeoElection-PT-4-LTLFireability-05 15907600 m, 145805 m/sec, 182087237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 108/1746 105/2000 NeoElection-PT-4-LTLFireability-05 16677631 m, 154006 m/sec, 190901024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 113/1746 110/2000 NeoElection-PT-4-LTLFireability-05 17470834 m, 158640 m/sec, 199445196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 118/1746 115/2000 NeoElection-PT-4-LTLFireability-05 18161082 m, 138049 m/sec, 207740778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 123/1746 119/2000 NeoElection-PT-4-LTLFireability-05 18878721 m, 143527 m/sec, 216072438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 128/1746 124/2000 NeoElection-PT-4-LTLFireability-05 19581273 m, 140510 m/sec, 224177159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 133/1746 128/2000 NeoElection-PT-4-LTLFireability-05 20250514 m, 133848 m/sec, 232062329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 138/1746 132/2000 NeoElection-PT-4-LTLFireability-05 20964784 m, 142854 m/sec, 240130188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 143/1746 137/2000 NeoElection-PT-4-LTLFireability-05 21675357 m, 142114 m/sec, 248370982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 148/1746 141/2000 NeoElection-PT-4-LTLFireability-05 22393249 m, 143578 m/sec, 256687183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 153/1746 147/2000 NeoElection-PT-4-LTLFireability-05 23223482 m, 166046 m/sec, 265770313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 158/1746 152/2000 NeoElection-PT-4-LTLFireability-05 24004033 m, 156110 m/sec, 275084446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 163/1746 157/2000 NeoElection-PT-4-LTLFireability-05 24796854 m, 158564 m/sec, 284311235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 168/1746 161/2000 NeoElection-PT-4-LTLFireability-05 25547849 m, 150199 m/sec, 292982802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 173/1746 166/2000 NeoElection-PT-4-LTLFireability-05 26312553 m, 152940 m/sec, 301690442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 178/1746 171/2000 NeoElection-PT-4-LTLFireability-05 27084398 m, 154369 m/sec, 310739497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 183/1746 176/2000 NeoElection-PT-4-LTLFireability-05 27873898 m, 157900 m/sec, 319774062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 188/1746 181/2000 NeoElection-PT-4-LTLFireability-05 28616439 m, 148508 m/sec, 328617014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 193/1746 185/2000 NeoElection-PT-4-LTLFireability-05 29302771 m, 137266 m/sec, 337113537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 198/1746 189/2000 NeoElection-PT-4-LTLFireability-05 29990520 m, 137549 m/sec, 345617000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 203/1746 194/2000 NeoElection-PT-4-LTLFireability-05 30814350 m, 164766 m/sec, 354353345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 208/1746 199/2000 NeoElection-PT-4-LTLFireability-05 31519845 m, 141099 m/sec, 362759558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 213/1746 203/2000 NeoElection-PT-4-LTLFireability-05 32241812 m, 144393 m/sec, 371360294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 218/1746 208/2000 NeoElection-PT-4-LTLFireability-05 32968544 m, 145346 m/sec, 379957617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 223/1746 213/2000 NeoElection-PT-4-LTLFireability-05 33694809 m, 145253 m/sec, 388489681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 228/1746 217/2000 NeoElection-PT-4-LTLFireability-05 34409886 m, 143015 m/sec, 396671828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 233/1746 221/2000 NeoElection-PT-4-LTLFireability-05 35071216 m, 132266 m/sec, 404601695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 238/1746 226/2000 NeoElection-PT-4-LTLFireability-05 35766274 m, 139011 m/sec, 412693234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 243/1746 230/2000 NeoElection-PT-4-LTLFireability-05 36509618 m, 148668 m/sec, 421104253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 248/1746 235/2000 NeoElection-PT-4-LTLFireability-05 37205932 m, 139262 m/sec, 429474926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 253/1746 239/2000 NeoElection-PT-4-LTLFireability-05 37958556 m, 150524 m/sec, 437927462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 258/1746 244/2000 NeoElection-PT-4-LTLFireability-05 38662435 m, 140775 m/sec, 446293112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 263/1746 249/2000 NeoElection-PT-4-LTLFireability-05 39411797 m, 149872 m/sec, 454723753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 268/1746 253/2000 NeoElection-PT-4-LTLFireability-05 40116728 m, 140986 m/sec, 463126359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 273/1746 257/2000 NeoElection-PT-4-LTLFireability-05 40812071 m, 139068 m/sec, 471429287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 278/1746 262/2000 NeoElection-PT-4-LTLFireability-05 41496783 m, 136942 m/sec, 479413036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 283/1746 266/2000 NeoElection-PT-4-LTLFireability-05 42190885 m, 138820 m/sec, 487407168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 288/1746 270/2000 NeoElection-PT-4-LTLFireability-05 42884460 m, 138715 m/sec, 495653106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 293/1746 275/2000 NeoElection-PT-4-LTLFireability-05 43589671 m, 141042 m/sec, 503957847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 298/1746 279/2000 NeoElection-PT-4-LTLFireability-05 44300276 m, 142121 m/sec, 511859738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 303/1746 283/2000 NeoElection-PT-4-LTLFireability-05 44942703 m, 128485 m/sec, 519697063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 308/1746 288/2000 NeoElection-PT-4-LTLFireability-05 45602559 m, 131971 m/sec, 527494353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 313/1746 292/2000 NeoElection-PT-4-LTLFireability-05 46245315 m, 128551 m/sec, 534974873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 318/1746 296/2000 NeoElection-PT-4-LTLFireability-05 46892212 m, 129379 m/sec, 542524286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 323/1746 300/2000 NeoElection-PT-4-LTLFireability-05 47554627 m, 132483 m/sec, 550182109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 328/1746 304/2000 NeoElection-PT-4-LTLFireability-05 48169267 m, 122928 m/sec, 557533317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 333/1746 308/2000 NeoElection-PT-4-LTLFireability-05 48914382 m, 149023 m/sec, 566054139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 338/1746 313/2000 NeoElection-PT-4-LTLFireability-05 49649229 m, 146969 m/sec, 574731524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 343/1746 317/2000 NeoElection-PT-4-LTLFireability-05 50358891 m, 141932 m/sec, 583094242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 348/1746 322/2000 NeoElection-PT-4-LTLFireability-05 51037247 m, 135671 m/sec, 591072338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 353/1746 326/2000 NeoElection-PT-4-LTLFireability-05 51752252 m, 143001 m/sec, 599451476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 358/1746 331/2000 NeoElection-PT-4-LTLFireability-05 52473114 m, 144172 m/sec, 607861165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 363/1746 335/2000 NeoElection-PT-4-LTLFireability-05 53146058 m, 134588 m/sec, 616072225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 368/1746 339/2000 NeoElection-PT-4-LTLFireability-05 53778306 m, 126449 m/sec, 624026810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 373/1746 344/2000 NeoElection-PT-4-LTLFireability-05 54493615 m, 143061 m/sec, 632501856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 378/1746 348/2000 NeoElection-PT-4-LTLFireability-05 55196259 m, 140528 m/sec, 641229924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 383/1746 352/2000 NeoElection-PT-4-LTLFireability-05 55850744 m, 130897 m/sec, 649673025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 388/1746 356/2000 NeoElection-PT-4-LTLFireability-05 56418524 m, 113556 m/sec, 657926929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 393/1746 360/2000 NeoElection-PT-4-LTLFireability-05 57106734 m, 137642 m/sec, 666499177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 398/1746 364/2000 NeoElection-PT-4-LTLFireability-05 57735084 m, 125670 m/sec, 674910702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 403/1746 368/2000 NeoElection-PT-4-LTLFireability-05 58379256 m, 128834 m/sec, 683391382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 408/1746 372/2000 NeoElection-PT-4-LTLFireability-05 58999208 m, 123990 m/sec, 691784561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 413/1746 376/2000 NeoElection-PT-4-LTLFireability-05 59655103 m, 131179 m/sec, 700120124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 418/1746 380/2000 NeoElection-PT-4-LTLFireability-05 60282547 m, 125488 m/sec, 708245079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 423/1746 384/2000 NeoElection-PT-4-LTLFireability-05 60867198 m, 116930 m/sec, 715967345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 428/1746 387/2000 NeoElection-PT-4-LTLFireability-05 61458651 m, 118290 m/sec, 723711186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 433/1746 391/2000 NeoElection-PT-4-LTLFireability-05 62056249 m, 119519 m/sec, 731562543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 438/1746 395/2000 NeoElection-PT-4-LTLFireability-05 62660058 m, 120761 m/sec, 739323711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 443/1746 399/2000 NeoElection-PT-4-LTLFireability-05 63343986 m, 136785 m/sec, 747713311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 448/1746 403/2000 NeoElection-PT-4-LTLFireability-05 63946396 m, 120482 m/sec, 755888060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 453/1746 407/2000 NeoElection-PT-4-LTLFireability-05 64574996 m, 125720 m/sec, 764155867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 458/1746 411/2000 NeoElection-PT-4-LTLFireability-05 65183910 m, 121782 m/sec, 772290166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 463/1746 415/2000 NeoElection-PT-4-LTLFireability-05 65870632 m, 137344 m/sec, 780754081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 468/1746 419/2000 NeoElection-PT-4-LTLFireability-05 66492646 m, 124402 m/sec, 789000919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 473/1746 423/2000 NeoElection-PT-4-LTLFireability-05 67125112 m, 126493 m/sec, 797342266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 478/1746 427/2000 NeoElection-PT-4-LTLFireability-05 67750857 m, 125149 m/sec, 805530664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 483/1746 431/2000 NeoElection-PT-4-LTLFireability-05 68428374 m, 135503 m/sec, 814015604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 488/1746 435/2000 NeoElection-PT-4-LTLFireability-05 69036150 m, 121555 m/sec, 822204516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 493/1746 439/2000 NeoElection-PT-4-LTLFireability-05 69658892 m, 124548 m/sec, 830477719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 498/1746 443/2000 NeoElection-PT-4-LTLFireability-05 70290573 m, 126336 m/sec, 838807987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 503/1746 447/2000 NeoElection-PT-4-LTLFireability-05 70903612 m, 122607 m/sec, 846764129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 508/1746 450/2000 NeoElection-PT-4-LTLFireability-05 71481313 m, 115540 m/sec, 854420051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 513/1746 454/2000 NeoElection-PT-4-LTLFireability-05 72082422 m, 120221 m/sec, 862206502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 518/1746 458/2000 NeoElection-PT-4-LTLFireability-05 72708857 m, 125287 m/sec, 870413341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 523/1746 462/2000 NeoElection-PT-4-LTLFireability-05 73331609 m, 124550 m/sec, 878609512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 528/1746 466/2000 NeoElection-PT-4-LTLFireability-05 73958485 m, 125375 m/sec, 886818940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 533/1746 470/2000 NeoElection-PT-4-LTLFireability-05 74587944 m, 125891 m/sec, 894951513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 538/1746 474/2000 NeoElection-PT-4-LTLFireability-05 75218055 m, 126022 m/sec, 902798276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 543/1746 477/2000 NeoElection-PT-4-LTLFireability-05 75777132 m, 111815 m/sec, 910443662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 548/1746 481/2000 NeoElection-PT-4-LTLFireability-05 76366624 m, 117898 m/sec, 918221928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 553/1746 485/2000 NeoElection-PT-4-LTLFireability-05 76947669 m, 116209 m/sec, 926041753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 558/1746 489/2000 NeoElection-PT-4-LTLFireability-05 77539151 m, 118296 m/sec, 933669715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 563/1746 492/2000 NeoElection-PT-4-LTLFireability-05 78095918 m, 111353 m/sec, 940959354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 568/1746 496/2000 NeoElection-PT-4-LTLFireability-05 78644316 m, 109679 m/sec, 948293968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 573/1746 499/2000 NeoElection-PT-4-LTLFireability-05 79240539 m, 119244 m/sec, 955920233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 578/1746 503/2000 NeoElection-PT-4-LTLFireability-05 79814876 m, 114867 m/sec, 963597025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 583/1746 507/2000 NeoElection-PT-4-LTLFireability-05 80414558 m, 119936 m/sec, 971277152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 588/1746 510/2000 NeoElection-PT-4-LTLFireability-05 80995305 m, 116149 m/sec, 979006286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 593/1746 514/2000 NeoElection-PT-4-LTLFireability-05 81652047 m, 131348 m/sec, 987278952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 598/1746 519/2000 NeoElection-PT-4-LTLFireability-05 82295964 m, 128783 m/sec, 995804302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 603/1746 523/2000 NeoElection-PT-4-LTLFireability-05 82950302 m, 130867 m/sec, 1004435133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 608/1746 527/2000 NeoElection-PT-4-LTLFireability-05 83598170 m, 129573 m/sec, 1013064949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 613/1746 531/2000 NeoElection-PT-4-LTLFireability-05 84242432 m, 128852 m/sec, 1021542725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 618/1746 535/2000 NeoElection-PT-4-LTLFireability-05 84851272 m, 121768 m/sec, 1029450805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 623/1746 538/2000 NeoElection-PT-4-LTLFireability-05 85444111 m, 118567 m/sec, 1037390811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 628/1746 542/2000 NeoElection-PT-4-LTLFireability-05 86084452 m, 128068 m/sec, 1045701425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 633/1746 546/2000 NeoElection-PT-4-LTLFireability-05 86729426 m, 128994 m/sec, 1054142849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 638/1746 550/2000 NeoElection-PT-4-LTLFireability-05 87373814 m, 128877 m/sec, 1062549430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 643/1746 555/2000 NeoElection-PT-4-LTLFireability-05 88017839 m, 128805 m/sec, 1071046887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 648/1746 558/2000 NeoElection-PT-4-LTLFireability-05 88595010 m, 115434 m/sec, 1079179597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 653/1746 562/2000 NeoElection-PT-4-LTLFireability-05 89174856 m, 115969 m/sec, 1087302680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 658/1746 565/2000 NeoElection-PT-4-LTLFireability-05 89727335 m, 110495 m/sec, 1095086028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 663/1746 569/2000 NeoElection-PT-4-LTLFireability-05 90354212 m, 125375 m/sec, 1103379918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 668/1746 574/2000 NeoElection-PT-4-LTLFireability-05 91105230 m, 150203 m/sec, 1111678234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 673/1746 578/2000 NeoElection-PT-4-LTLFireability-05 91775669 m, 134087 m/sec, 1119790981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 678/1746 582/2000 NeoElection-PT-4-LTLFireability-05 92372638 m, 119393 m/sec, 1127749381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 683/1746 586/2000 NeoElection-PT-4-LTLFireability-05 92960918 m, 117656 m/sec, 1135687873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 688/1746 590/2000 NeoElection-PT-4-LTLFireability-05 93613966 m, 130609 m/sec, 1143807821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 693/1746 594/2000 NeoElection-PT-4-LTLFireability-05 94256097 m, 128426 m/sec, 1151868913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 698/1746 598/2000 NeoElection-PT-4-LTLFireability-05 94918584 m, 132497 m/sec, 1160035251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 703/1746 602/2000 NeoElection-PT-4-LTLFireability-05 95550385 m, 126360 m/sec, 1168021471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 708/1746 606/2000 NeoElection-PT-4-LTLFireability-05 96169682 m, 123859 m/sec, 1175939392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 713/1746 610/2000 NeoElection-PT-4-LTLFireability-05 96814563 m, 128976 m/sec, 1183632657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 718/1746 614/2000 NeoElection-PT-4-LTLFireability-05 97396818 m, 116451 m/sec, 1191140366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 723/1746 617/2000 NeoElection-PT-4-LTLFireability-05 98010725 m, 122781 m/sec, 1198798404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 728/1746 621/2000 NeoElection-PT-4-LTLFireability-05 98599942 m, 117843 m/sec, 1206324069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 733/1746 625/2000 NeoElection-PT-4-LTLFireability-05 99282914 m, 136594 m/sec, 1214253295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 738/1746 629/2000 NeoElection-PT-4-LTLFireability-05 99892550 m, 121927 m/sec, 1222167465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 743/1746 633/2000 NeoElection-PT-4-LTLFireability-05 100528386 m, 127167 m/sec, 1230197846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 748/1746 637/2000 NeoElection-PT-4-LTLFireability-05 101170063 m, 128335 m/sec, 1238219927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-07: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-LTLFireability-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 753/1746 642/2000 NeoElection-PT-4-LTLFireability-05 101842617 m, 134510 m/sec, 1246225901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-4"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-4, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353500516"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-4.tgz
mv NeoElection-PT-4 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;