MCC'2024- Execution of r247-tall-171654353500514

About the Execution of LoLA for NeoElection-PT-4

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16201.804	888587.00	901948.00	2510.90	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353500514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NeoElection-PT-4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353500514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 8.2M
-rw-r--r-- 1 mcc users 256K Apr 11 18:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 819K Apr 11 18:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 139K Apr 11 18:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 484K Apr 11 18:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 162K Apr 23 07:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 392K Apr 23 07:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 34K Apr 23 07:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 95K Apr 23 07:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 426K Apr 11 18:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.4M Apr 11 18:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 427K Apr 11 18:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 11 18:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 22K Apr 23 07:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 43K Apr 23 07:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 2.1M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-00
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-01
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-02
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-03
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-04
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-05
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-06
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-07
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-08
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-09
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-10
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-11
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-12
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-13
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-14
FORMULA_NAME NeoElection-PT-4-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717076931898

BK_STOP 1717077820485

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 2213 transitions removed,1687 places removed
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 NeoElection-PT-4-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for NeoElection-PT-4-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 NeoElection-PT-4-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for NeoElection-PT-4-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 698
[[35mlola[0m][I] fired transitions : 801
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 NeoElection-PT-4-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 NeoElection-PT-4-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 NeoElection-PT-4-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 NeoElection-PT-4-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 NeoElection-PT-4-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for NeoElection-PT-4-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 NeoElection-PT-4-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for NeoElection-PT-4-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for NeoElection-PT-4-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for NeoElection-PT-4-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 NeoElection-PT-4-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for NeoElection-PT-4-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for NeoElection-PT-4-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 NeoElection-PT-4-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for NeoElection-PT-4-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/449 6/2000 NeoElection-PT-4-CTLFireability-2024-13 1359034 m, 271806 m/sec, 5822691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/449 12/2000 NeoElection-PT-4-CTLFireability-2024-13 2831838 m, 294560 m/sec, 12240482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/449 18/2000 NeoElection-PT-4-CTLFireability-2024-13 4190242 m, 271680 m/sec, 18457191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/449 23/2000 NeoElection-PT-4-CTLFireability-2024-13 5443037 m, 250559 m/sec, 24609255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/449 29/2000 NeoElection-PT-4-CTLFireability-2024-13 6707924 m, 252977 m/sec, 30639637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/449 34/2000 NeoElection-PT-4-CTLFireability-2024-13 7968685 m, 252152 m/sec, 36601548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/449 39/2000 NeoElection-PT-4-CTLFireability-2024-13 9264863 m, 259235 m/sec, 42615348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/449 45/2000 NeoElection-PT-4-CTLFireability-2024-13 10562903 m, 259608 m/sec, 48340839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/449 50/2000 NeoElection-PT-4-CTLFireability-2024-13 11734485 m, 234316 m/sec, 54083839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/449 55/2000 NeoElection-PT-4-CTLFireability-2024-13 12861712 m, 225445 m/sec, 59697060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/449 60/2000 NeoElection-PT-4-CTLFireability-2024-13 14061597 m, 239977 m/sec, 65378917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/449 64/2000 NeoElection-PT-4-CTLFireability-2024-13 15233326 m, 234345 m/sec, 71079375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/449 69/2000 NeoElection-PT-4-CTLFireability-2024-13 16400503 m, 233435 m/sec, 77083217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/449 74/2000 NeoElection-PT-4-CTLFireability-2024-13 17587737 m, 237446 m/sec, 82872108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/449 79/2000 NeoElection-PT-4-CTLFireability-2024-13 18762812 m, 235015 m/sec, 88624236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/449 84/2000 NeoElection-PT-4-CTLFireability-2024-13 19981612 m, 243760 m/sec, 94573973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/449 89/2000 NeoElection-PT-4-CTLFireability-2024-13 21149318 m, 233541 m/sec, 100344498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/449 94/2000 NeoElection-PT-4-CTLFireability-2024-13 22246529 m, 219442 m/sec, 105815949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/449 99/2000 NeoElection-PT-4-CTLFireability-2024-13 23360507 m, 222795 m/sec, 111440023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/449 103/2000 NeoElection-PT-4-CTLFireability-2024-13 24481347 m, 224168 m/sec, 117260875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/449 108/2000 NeoElection-PT-4-CTLFireability-2024-13 25482823 m, 200295 m/sec, 123230359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/449 112/2000 NeoElection-PT-4-CTLFireability-2024-13 26443318 m, 192099 m/sec, 129087266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/449 116/2000 NeoElection-PT-4-CTLFireability-2024-13 27389460 m, 189228 m/sec, 134812104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/449 120/2000 NeoElection-PT-4-CTLFireability-2024-13 28426814 m, 207470 m/sec, 140511672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/449 124/2000 NeoElection-PT-4-CTLFireability-2024-13 29423441 m, 199325 m/sec, 146098639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/449 128/2000 NeoElection-PT-4-CTLFireability-2024-13 30434493 m, 202210 m/sec, 151704838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/449 133/2000 NeoElection-PT-4-CTLFireability-2024-13 31630481 m, 239197 m/sec, 157626389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/449 139/2000 NeoElection-PT-4-CTLFireability-2024-13 32921201 m, 258144 m/sec, 163741683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/449 144/2000 NeoElection-PT-4-CTLFireability-2024-13 34147331 m, 245226 m/sec, 169506082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/449 149/2000 NeoElection-PT-4-CTLFireability-2024-13 35294153 m, 229364 m/sec, 175028119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/449 154/2000 NeoElection-PT-4-CTLFireability-2024-13 36526780 m, 246525 m/sec, 180959597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/449 159/2000 NeoElection-PT-4-CTLFireability-2024-13 37652633 m, 225170 m/sec, 186831475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/449 163/2000 NeoElection-PT-4-CTLFireability-2024-13 38710513 m, 211576 m/sec, 192721551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/449 167/2000 NeoElection-PT-4-CTLFireability-2024-13 39715278 m, 200953 m/sec, 198384944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 175/449 172/2000 NeoElection-PT-4-CTLFireability-2024-13 40873038 m, 231552 m/sec, 204196365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 180/449 177/2000 NeoElection-PT-4-CTLFireability-2024-13 41987176 m, 222827 m/sec, 209905061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 185/449 182/2000 NeoElection-PT-4-CTLFireability-2024-13 43221188 m, 246802 m/sec, 215776596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 190/449 187/2000 NeoElection-PT-4-CTLFireability-2024-13 44480508 m, 251864 m/sec, 221703415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 195/449 192/2000 NeoElection-PT-4-CTLFireability-2024-13 45689505 m, 241799 m/sec, 227350819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 200/449 197/2000 NeoElection-PT-4-CTLFireability-2024-13 46817539 m, 225606 m/sec, 232751198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 205/449 202/2000 NeoElection-PT-4-CTLFireability-2024-13 48032279 m, 242948 m/sec, 238562097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 210/449 207/2000 NeoElection-PT-4-CTLFireability-2024-13 49145595 m, 222663 m/sec, 244323199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 215/449 211/2000 NeoElection-PT-4-CTLFireability-2024-13 50202848 m, 211450 m/sec, 250179942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 220/449 216/2000 NeoElection-PT-4-CTLFireability-2024-13 51207937 m, 201017 m/sec, 255810999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 225/449 221/2000 NeoElection-PT-4-CTLFireability-2024-13 52402677 m, 238948 m/sec, 261793224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 230/449 226/2000 NeoElection-PT-4-CTLFireability-2024-13 53568984 m, 233261 m/sec, 267733517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 235/449 231/2000 NeoElection-PT-4-CTLFireability-2024-13 54861031 m, 258409 m/sec, 273828098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 240/449 236/2000 NeoElection-PT-4-CTLFireability-2024-13 56166446 m, 261083 m/sec, 280004302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 245/449 242/2000 NeoElection-PT-4-CTLFireability-2024-13 57391647 m, 245040 m/sec, 285730363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 250/449 247/2000 NeoElection-PT-4-CTLFireability-2024-13 58585337 m, 238738 m/sec, 291420959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 255/449 252/2000 NeoElection-PT-4-CTLFireability-2024-13 59820261 m, 246984 m/sec, 297371008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 260/449 256/2000 NeoElection-PT-4-CTLFireability-2024-13 60931304 m, 222208 m/sec, 303294708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 265/449 261/2000 NeoElection-PT-4-CTLFireability-2024-13 61985195 m, 210778 m/sec, 309160248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 270/449 265/2000 NeoElection-PT-4-CTLFireability-2024-13 63069013 m, 216763 m/sec, 315072302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 275/449 270/2000 NeoElection-PT-4-CTLFireability-2024-13 64226033 m, 231404 m/sec, 320844181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 280/449 275/2000 NeoElection-PT-4-CTLFireability-2024-13 65358722 m, 226537 m/sec, 326621991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 285/449 280/2000 NeoElection-PT-4-CTLFireability-2024-13 66578372 m, 243930 m/sec, 332627656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 290/449 285/2000 NeoElection-PT-4-CTLFireability-2024-13 67737797 m, 231885 m/sec, 338497471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 295/449 290/2000 NeoElection-PT-4-CTLFireability-2024-13 68967945 m, 246029 m/sec, 344494895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 300/449 295/2000 NeoElection-PT-4-CTLFireability-2024-13 70155496 m, 237510 m/sec, 350349957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 305/449 301/2000 NeoElection-PT-4-CTLFireability-2024-13 71401927 m, 249286 m/sec, 356332145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 310/449 306/2000 NeoElection-PT-4-CTLFireability-2024-13 72653548 m, 250324 m/sec, 362265760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 315/449 311/2000 NeoElection-PT-4-CTLFireability-2024-13 73846742 m, 238638 m/sec, 367880561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 320/449 316/2000 NeoElection-PT-4-CTLFireability-2024-13 74977590 m, 226169 m/sec, 373332974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 325/449 321/2000 NeoElection-PT-4-CTLFireability-2024-13 76194459 m, 243373 m/sec, 379186434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 330/449 325/2000 NeoElection-PT-4-CTLFireability-2024-13 77299192 m, 220946 m/sec, 384959662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 335/449 330/2000 NeoElection-PT-4-CTLFireability-2024-13 78339056 m, 207972 m/sec, 390758768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 340/449 334/2000 NeoElection-PT-4-CTLFireability-2024-13 79330063 m, 198201 m/sec, 396346957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 345/449 339/2000 NeoElection-PT-4-CTLFireability-2024-13 80460188 m, 226025 m/sec, 402030050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 350/449 343/2000 NeoElection-PT-4-CTLFireability-2024-13 81570851 m, 222132 m/sec, 407706377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 355/449 348/2000 NeoElection-PT-4-CTLFireability-2024-13 82708130 m, 227455 m/sec, 413399429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 360/449 353/2000 NeoElection-PT-4-CTLFireability-2024-13 83862755 m, 230925 m/sec, 419225048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 365/449 358/2000 NeoElection-PT-4-CTLFireability-2024-13 84968026 m, 221054 m/sec, 424713862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 370/449 362/2000 NeoElection-PT-4-CTLFireability-2024-13 86082006 m, 222796 m/sec, 430305609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 375/449 367/2000 NeoElection-PT-4-CTLFireability-2024-13 87184907 m, 220580 m/sec, 435766653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 380/449 372/2000 NeoElection-PT-4-CTLFireability-2024-13 88345023 m, 232023 m/sec, 441261021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 385/449 376/2000 NeoElection-PT-4-CTLFireability-2024-13 89482384 m, 227472 m/sec, 446635011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 390/449 381/2000 NeoElection-PT-4-CTLFireability-2024-13 90590997 m, 221722 m/sec, 451855067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 395/449 386/2000 NeoElection-PT-4-CTLFireability-2024-13 91649838 m, 211768 m/sec, 456916906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 400/449 390/2000 NeoElection-PT-4-CTLFireability-2024-13 92727714 m, 215575 m/sec, 462060601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 405/449 394/2000 NeoElection-PT-4-CTLFireability-2024-13 93779475 m, 210352 m/sec, 467217062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 410/449 398/2000 NeoElection-PT-4-CTLFireability-2024-13 94735361 m, 191177 m/sec, 472442315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 415/449 402/2000 NeoElection-PT-4-CTLFireability-2024-13 95654131 m, 183754 m/sec, 477590169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 420/449 406/2000 NeoElection-PT-4-CTLFireability-2024-13 96549705 m, 179114 m/sec, 482642252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 425/449 411/2000 NeoElection-PT-4-CTLFireability-2024-13 97634040 m, 216867 m/sec, 488038715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 430/449 415/2000 NeoElection-PT-4-CTLFireability-2024-13 98675218 m, 208235 m/sec, 493375267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 435/449 419/2000 NeoElection-PT-4-CTLFireability-2024-13 99729365 m, 210829 m/sec, 498650272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 440/449 424/2000 NeoElection-PT-4-CTLFireability-2024-13 100785299 m, 211186 m/sec, 503961434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 445/449 428/2000 NeoElection-PT-4-CTLFireability-2024-13 101827494 m, 208439 m/sec, 509267107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for NeoElection-PT-4-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 NeoElection-PT-4-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 NeoElection-PT-4-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3149 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for NeoElection-PT-4-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 5/449 5/2000 NeoElection-PT-4-CTLFireability-2024-15 1060688 m, 212137 m/sec, 7704781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 10/449 9/2000 NeoElection-PT-4-CTLFireability-2024-15 2077131 m, 203288 m/sec, 15188435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 15/449 13/2000 NeoElection-PT-4-CTLFireability-2024-15 3084843 m, 201542 m/sec, 22616659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 20/449 17/2000 NeoElection-PT-4-CTLFireability-2024-15 4040867 m, 191204 m/sec, 29867739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 25/449 21/2000 NeoElection-PT-4-CTLFireability-2024-15 4947474 m, 181321 m/sec, 37005959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 30/449 25/2000 NeoElection-PT-4-CTLFireability-2024-15 5818512 m, 174207 m/sec, 43928763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 35/449 29/2000 NeoElection-PT-4-CTLFireability-2024-15 6730371 m, 182371 m/sec, 50934844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 40/449 33/2000 NeoElection-PT-4-CTLFireability-2024-15 7638247 m, 181575 m/sec, 57940917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 45/449 36/2000 NeoElection-PT-4-CTLFireability-2024-15 8529948 m, 178340 m/sec, 64832293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 50/449 40/2000 NeoElection-PT-4-CTLFireability-2024-15 9458703 m, 185751 m/sec, 71821820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 55/449 44/2000 NeoElection-PT-4-CTLFireability-2024-15 10372512 m, 182761 m/sec, 78607163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 60/449 48/2000 NeoElection-PT-4-CTLFireability-2024-15 11230413 m, 171580 m/sec, 85254075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 65/449 51/2000 NeoElection-PT-4-CTLFireability-2024-15 12053382 m, 164593 m/sec, 91848556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 70/449 55/2000 NeoElection-PT-4-CTLFireability-2024-15 12870821 m, 163487 m/sec, 98349719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 75/449 58/2000 NeoElection-PT-4-CTLFireability-2024-15 13732198 m, 172275 m/sec, 104999835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 80/449 62/2000 NeoElection-PT-4-CTLFireability-2024-15 14553553 m, 164271 m/sec, 111403981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 85/449 65/2000 NeoElection-PT-4-CTLFireability-2024-15 15411516 m, 171592 m/sec, 118203740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 90/449 69/2000 NeoElection-PT-4-CTLFireability-2024-15 16253945 m, 168485 m/sec, 125096534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 95/449 72/2000 NeoElection-PT-4-CTLFireability-2024-15 17104855 m, 170182 m/sec, 131847957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 100/449 76/2000 NeoElection-PT-4-CTLFireability-2024-15 17951634 m, 169355 m/sec, 138511686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 105/449 80/2000 NeoElection-PT-4-CTLFireability-2024-15 18832135 m, 176100 m/sec, 145449642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 110/449 83/2000 NeoElection-PT-4-CTLFireability-2024-15 19725791 m, 178731 m/sec, 152497276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 115/449 87/2000 NeoElection-PT-4-CTLFireability-2024-15 20589442 m, 172730 m/sec, 159362804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 120/449 91/2000 NeoElection-PT-4-CTLFireability-2024-15 21442957 m, 170703 m/sec, 166111392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 125/449 94/2000 NeoElection-PT-4-CTLFireability-2024-15 22261162 m, 163641 m/sec, 172673428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 130/449 97/2000 NeoElection-PT-4-CTLFireability-2024-15 23076377 m, 163043 m/sec, 179228678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 135/449 101/2000 NeoElection-PT-4-CTLFireability-2024-15 23912081 m, 167140 m/sec, 186020612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 140/449 104/2000 NeoElection-PT-4-CTLFireability-2024-15 24713848 m, 160353 m/sec, 192775098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 145/449 107/2000 NeoElection-PT-4-CTLFireability-2024-15 25471459 m, 151522 m/sec, 199570227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 150/449 111/2000 NeoElection-PT-4-CTLFireability-2024-15 26212220 m, 148152 m/sec, 206304517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 155/449 114/2000 NeoElection-PT-4-CTLFireability-2024-15 26919977 m, 141551 m/sec, 212757445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 160/449 117/2000 NeoElection-PT-4-CTLFireability-2024-15 27674379 m, 150880 m/sec, 219385647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 165/449 120/2000 NeoElection-PT-4-CTLFireability-2024-15 28438369 m, 152798 m/sec, 225885479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 170/449 123/2000 NeoElection-PT-4-CTLFireability-2024-15 29186480 m, 149622 m/sec, 232321089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 175/449 126/2000 NeoElection-PT-4-CTLFireability-2024-15 29910544 m, 144812 m/sec, 238571408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 180/449 129/2000 NeoElection-PT-4-CTLFireability-2024-15 30703464 m, 158584 m/sec, 245219619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 185/449 133/2000 NeoElection-PT-4-CTLFireability-2024-15 31599217 m, 179150 m/sec, 252275179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 190/449 137/2000 NeoElection-PT-4-CTLFireability-2024-15 32531138 m, 186384 m/sec, 259481411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 195/449 141/2000 NeoElection-PT-4-CTLFireability-2024-15 33430438 m, 179860 m/sec, 266433888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 200/449 145/2000 NeoElection-PT-4-CTLFireability-2024-15 34303770 m, 174666 m/sec, 273170100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 205/449 148/2000 NeoElection-PT-4-CTLFireability-2024-15 35143178 m, 167881 m/sec, 279726379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 210/449 152/2000 NeoElection-PT-4-CTLFireability-2024-15 36039370 m, 179238 m/sec, 286690181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 215/449 156/2000 NeoElection-PT-4-CTLFireability-2024-15 36907850 m, 173696 m/sec, 293552144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 220/449 159/2000 NeoElection-PT-4-CTLFireability-2024-15 37727660 m, 163962 m/sec, 300408879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 225/449 162/2000 NeoElection-PT-4-CTLFireability-2024-15 38518412 m, 158150 m/sec, 307207773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 230/449 166/2000 NeoElection-PT-4-CTLFireability-2024-15 39296827 m, 155683 m/sec, 313913520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 235/449 169/2000 NeoElection-PT-4-CTLFireability-2024-15 40090280 m, 158690 m/sec, 320574651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 240/449 172/2000 NeoElection-PT-4-CTLFireability-2024-15 40944428 m, 170829 m/sec, 327396551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 245/449 176/2000 NeoElection-PT-4-CTLFireability-2024-15 41771275 m, 165369 m/sec, 334104796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 250/449 179/2000 NeoElection-PT-4-CTLFireability-2024-15 42614532 m, 168651 m/sec, 340841933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 255/449 183/2000 NeoElection-PT-4-CTLFireability-2024-15 43565576 m, 190208 m/sec, 348078846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 260/449 187/2000 NeoElection-PT-4-CTLFireability-2024-15 44469969 m, 180878 m/sec, 355062706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 265/449 191/2000 NeoElection-PT-4-CTLFireability-2024-15 45358234 m, 177653 m/sec, 361876525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 270/449 195/2000 NeoElection-PT-4-CTLFireability-2024-15 46209300 m, 170213 m/sec, 368462091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 275/449 198/2000 NeoElection-PT-4-CTLFireability-2024-15 47057854 m, 169710 m/sec, 375054477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 280/449 202/2000 NeoElection-PT-4-CTLFireability-2024-15 47949528 m, 178334 m/sec, 382001688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 285/449 205/2000 NeoElection-PT-4-CTLFireability-2024-15 48795475 m, 169189 m/sec, 388816218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 290/449 209/2000 NeoElection-PT-4-CTLFireability-2024-15 49596227 m, 160150 m/sec, 395581396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 295/449 212/2000 NeoElection-PT-4-CTLFireability-2024-15 50378214 m, 156397 m/sec, 402290669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 300/449 215/2000 NeoElection-PT-4-CTLFireability-2024-15 51137389 m, 151835 m/sec, 408822484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 305/449 219/2000 NeoElection-PT-4-CTLFireability-2024-15 51996815 m, 171885 m/sec, 415765660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 310/449 223/2000 NeoElection-PT-4-CTLFireability-2024-15 52860036 m, 172644 m/sec, 422705716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 315/449 226/2000 NeoElection-PT-4-CTLFireability-2024-15 53688986 m, 165790 m/sec, 429413622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 320/449 230/2000 NeoElection-PT-4-CTLFireability-2024-15 54600350 m, 182272 m/sec, 436429198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 325/449 234/2000 NeoElection-PT-4-CTLFireability-2024-15 55537337 m, 187397 m/sec, 443630466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 330/449 238/2000 NeoElection-PT-4-CTLFireability-2024-15 56468176 m, 186167 m/sec, 450815441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 335/449 241/2000 NeoElection-PT-4-CTLFireability-2024-15 57338469 m, 174058 m/sec, 457487980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 340/449 245/2000 NeoElection-PT-4-CTLFireability-2024-15 58183733 m, 169052 m/sec, 464071906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 345/449 249/2000 NeoElection-PT-4-CTLFireability-2024-15 59075222 m, 178297 m/sec, 470970209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 350/449 252/2000 NeoElection-PT-4-CTLFireability-2024-15 59947011 m, 174357 m/sec, 477833550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 355/449 256/2000 NeoElection-PT-4-CTLFireability-2024-15 60760928 m, 162783 m/sec, 484640354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 360/449 259/2000 NeoElection-PT-4-CTLFireability-2024-15 61554645 m, 158743 m/sec, 491419614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 365/449 262/2000 NeoElection-PT-4-CTLFireability-2024-15 62339789 m, 157028 m/sec, 498153845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 370/449 266/2000 NeoElection-PT-4-CTLFireability-2024-15 63151250 m, 162292 m/sec, 504929383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 375/449 269/2000 NeoElection-PT-4-CTLFireability-2024-15 63979935 m, 165737 m/sec, 511537425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 380/449 273/2000 NeoElection-PT-4-CTLFireability-2024-15 64793861 m, 162785 m/sec, 518117208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 385/449 276/2000 NeoElection-PT-4-CTLFireability-2024-15 65650057 m, 171239 m/sec, 525008502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 390/449 280/2000 NeoElection-PT-4-CTLFireability-2024-15 66514962 m, 172981 m/sec, 531845617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 395/449 283/2000 NeoElection-PT-4-CTLFireability-2024-15 67351384 m, 167284 m/sec, 538588162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 400/449 287/2000 NeoElection-PT-4-CTLFireability-2024-15 68226798 m, 175082 m/sec, 545559352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 405/449 291/2000 NeoElection-PT-4-CTLFireability-2024-15 69083963 m, 171433 m/sec, 552399598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 410/449 294/2000 NeoElection-PT-4-CTLFireability-2024-15 69940992 m, 171405 m/sec, 559134897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 415/449 298/2000 NeoElection-PT-4-CTLFireability-2024-15 70801023 m, 172006 m/sec, 565963865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 420/449 302/2000 NeoElection-PT-4-CTLFireability-2024-15 71719905 m, 183776 m/sec, 572994068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 425/449 306/2000 NeoElection-PT-4-CTLFireability-2024-15 72608292 m, 177677 m/sec, 579883003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 430/449 307/2000 NeoElection-PT-4-CTLFireability-2024-15 73028949 m, 84131 m/sec, 583130854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNeoElection-PT-4-CTLFireability-2024-05: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNeoElection-PT-4-CTLFireability-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-12: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NeoElection-PT-4-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 436/449 309/2000 NeoElection-PT-4-CTLFireability-2024-15 73393396 m, 72889 m/sec, 585930797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-PT-4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NeoElection-PT-4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353500514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-PT-4.tgz
mv NeoElection-PT-4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;