About the Execution of LoLA for Murphy-PT-D4N050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16189.676 | 292144.00 | 586410.00 | 904.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353100330.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Murphy-PT-D4N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353100330
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 8.2K Apr 11 22:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Apr 11 22:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Apr 11 22:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Apr 11 22:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 6 10:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 6 10:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 6 10:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 6 10:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Apr 11 22:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Apr 11 22:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 22:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 11 22:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 19K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-00
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-01
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-02
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-03
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-04
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-05
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-06
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-07
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-08
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-09
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-10
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-11
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-12
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-13
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-14
FORMULA_NAME Murphy-PT-D4N050-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717072150726
BK_STOP 1717072442870
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 Murphy-PT-D4N050-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 119 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 3 Murphy-PT-D4N050-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 3 Murphy-PT-D4N050-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 23 Murphy-PT-D4N050-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for Murphy-PT-D4N050-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for Murphy-PT-D4N050-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for Murphy-PT-D4N050-CTLFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 6 Murphy-PT-D4N050-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 6 Murphy-PT-D4N050-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for Murphy-PT-D4N050-CTLFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1178854
[[35mlola[0m][I] fired transitions : 3245425
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 Murphy-PT-D4N050-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2506
[[35mlola[0m][I] fired transitions : 4982
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 Murphy-PT-D4N050-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 Murphy-PT-D4N050-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 2/211 9/2000 Murphy-PT-D4N050-CTLFireability-2024-12 1693783 m, 338756 m/sec, 4731982 t fired, .
[[35mlola[0m][.] 75 EF FNDP 4/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 13 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 7/211 22/2000 Murphy-PT-D4N050-CTLFireability-2024-12 4350209 m, 531285 m/sec, 12341068 t fired, .
[[35mlola[0m][.] 75 EF FNDP 9/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 25 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 12/211 35/2000 Murphy-PT-D4N050-CTLFireability-2024-12 6943737 m, 518705 m/sec, 19761669 t fired, .
[[35mlola[0m][.] 75 EF FNDP 14/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 37 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 17/211 48/2000 Murphy-PT-D4N050-CTLFireability-2024-12 9519472 m, 515147 m/sec, 27130353 t fired, .
[[35mlola[0m][.] 75 EF FNDP 19/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 49 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 22/211 60/2000 Murphy-PT-D4N050-CTLFireability-2024-12 12069655 m, 510036 m/sec, 34419142 t fired, .
[[35mlola[0m][.] 75 EF FNDP 24/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 60 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 27/211 73/2000 Murphy-PT-D4N050-CTLFireability-2024-12 14550445 m, 496158 m/sec, 41503445 t fired, .
[[35mlola[0m][.] 75 EF FNDP 29/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 72 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 32/211 85/2000 Murphy-PT-D4N050-CTLFireability-2024-12 17089472 m, 507805 m/sec, 48760099 t fired, .
[[35mlola[0m][.] 75 EF FNDP 34/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 83 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 37/211 97/2000 Murphy-PT-D4N050-CTLFireability-2024-12 19543306 m, 490766 m/sec, 55762074 t fired, .
[[35mlola[0m][.] 75 EF FNDP 39/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 94 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 42/211 109/2000 Murphy-PT-D4N050-CTLFireability-2024-12 21910320 m, 473402 m/sec, 62503694 t fired, .
[[35mlola[0m][.] 75 EF FNDP 44/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 106 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 48/211 121/2000 Murphy-PT-D4N050-CTLFireability-2024-12 24247906 m, 467517 m/sec, 69201047 t fired, .
[[35mlola[0m][.] 75 EF FNDP 50/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 117 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 53/211 131/2000 Murphy-PT-D4N050-CTLFireability-2024-12 26363145 m, 423047 m/sec, 75203618 t fired, .
[[35mlola[0m][.] 75 EF FNDP 55/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 128 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 58/211 136/2000 Murphy-PT-D4N050-CTLFireability-2024-12 27358260 m, 199023 m/sec, 79014174 t fired, .
[[35mlola[0m][.] 75 EF FNDP 60/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 138 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 63/211 144/2000 Murphy-PT-D4N050-CTLFireability-2024-12 29070344 m, 342416 m/sec, 84552026 t fired, .
[[35mlola[0m][.] 75 EF FNDP 65/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 149 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 68/211 152/2000 Murphy-PT-D4N050-CTLFireability-2024-12 30779567 m, 341844 m/sec, 90076969 t fired, .
[[35mlola[0m][.] 75 EF FNDP 70/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 160 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 73/211 160/2000 Murphy-PT-D4N050-CTLFireability-2024-12 32504133 m, 344913 m/sec, 95650609 t fired, .
[[35mlola[0m][.] 75 EF FNDP 75/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 171 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 78/211 168/2000 Murphy-PT-D4N050-CTLFireability-2024-12 34201833 m, 339540 m/sec, 101140346 t fired, .
[[35mlola[0m][.] 75 EF FNDP 80/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 182 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 83/211 176/2000 Murphy-PT-D4N050-CTLFireability-2024-12 35848822 m, 329397 m/sec, 106463054 t fired, .
[[35mlola[0m][.] 75 EF FNDP 85/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 193 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 88/211 183/2000 Murphy-PT-D4N050-CTLFireability-2024-12 37458450 m, 321925 m/sec, 112758858 t fired, .
[[35mlola[0m][.] 75 EF FNDP 90/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 204 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 93/211 190/2000 Murphy-PT-D4N050-CTLFireability-2024-12 39111869 m, 330683 m/sec, 120112922 t fired, .
[[35mlola[0m][.] 75 EF FNDP 95/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 215 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 98/211 198/2000 Murphy-PT-D4N050-CTLFireability-2024-12 40804090 m, 338444 m/sec, 127614922 t fired, .
[[35mlola[0m][.] 75 EF FNDP 100/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 227 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 103/211 204/2000 Murphy-PT-D4N050-CTLFireability-2024-12 42364289 m, 312039 m/sec, 134584774 t fired, .
[[35mlola[0m][.] 75 EF FNDP 105/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 238 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 108/211 211/2000 Murphy-PT-D4N050-CTLFireability-2024-12 44010755 m, 329293 m/sec, 141881951 t fired, .
[[35mlola[0m][.] 75 EF FNDP 110/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 249 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 113/211 220/2000 Murphy-PT-D4N050-CTLFireability-2024-12 45848703 m, 367589 m/sec, 149902879 t fired, .
[[35mlola[0m][.] 75 EF FNDP 115/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 260 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 118/211 227/2000 Murphy-PT-D4N050-CTLFireability-2024-12 47652597 m, 360778 m/sec, 157920502 t fired, .
[[35mlola[0m][.] 75 EF FNDP 120/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 271 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 123/211 235/2000 Murphy-PT-D4N050-CTLFireability-2024-12 49371394 m, 343759 m/sec, 165530349 t fired, .
[[35mlola[0m][.] 75 EF FNDP 125/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 282 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 128/211 241/2000 Murphy-PT-D4N050-CTLFireability-2024-12 50937105 m, 313142 m/sec, 172527693 t fired, .
[[35mlola[0m][.] 75 EF FNDP 130/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 292 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 133/211 249/2000 Murphy-PT-D4N050-CTLFireability-2024-12 52623383 m, 337255 m/sec, 180001726 t fired, .
[[35mlola[0m][.] 75 EF FNDP 135/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 304 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 138/211 256/2000 Murphy-PT-D4N050-CTLFireability-2024-12 54309768 m, 337277 m/sec, 187709933 t fired, .
[[35mlola[0m][.] 75 EF FNDP 140/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 315 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 143/211 263/2000 Murphy-PT-D4N050-CTLFireability-2024-12 55875852 m, 313216 m/sec, 194531328 t fired, .
[[35mlola[0m][.] 75 EF FNDP 145/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 148/211 270/2000 Murphy-PT-D4N050-CTLFireability-2024-12 57427298 m, 310289 m/sec, 201429902 t fired, .
[[35mlola[0m][.] 75 EF FNDP 150/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 338 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 153/211 276/2000 Murphy-PT-D4N050-CTLFireability-2024-12 58939643 m, 302469 m/sec, 208612607 t fired, .
[[35mlola[0m][.] 75 EF FNDP 155/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 349 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 158/211 283/2000 Murphy-PT-D4N050-CTLFireability-2024-12 60500736 m, 312218 m/sec, 215598169 t fired, .
[[35mlola[0m][.] 75 EF FNDP 160/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 360 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 163/211 290/2000 Murphy-PT-D4N050-CTLFireability-2024-12 62027426 m, 305338 m/sec, 223074413 t fired, .
[[35mlola[0m][.] 75 EF FNDP 165/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 371 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 168/211 297/2000 Murphy-PT-D4N050-CTLFireability-2024-12 63707323 m, 335979 m/sec, 230994126 t fired, .
[[35mlola[0m][.] 75 EF FNDP 170/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 382 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 173/211 304/2000 Murphy-PT-D4N050-CTLFireability-2024-12 65226007 m, 303736 m/sec, 238372299 t fired, .
[[35mlola[0m][.] 75 EF FNDP 175/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 394 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 178/211 311/2000 Murphy-PT-D4N050-CTLFireability-2024-12 66875296 m, 329857 m/sec, 245562314 t fired, .
[[35mlola[0m][.] 75 EF FNDP 180/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 405 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 183/211 318/2000 Murphy-PT-D4N050-CTLFireability-2024-12 68475066 m, 319954 m/sec, 252657457 t fired, .
[[35mlola[0m][.] 75 EF FNDP 185/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 417 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 188/211 324/2000 Murphy-PT-D4N050-CTLFireability-2024-12 69942381 m, 293463 m/sec, 259242808 t fired, .
[[35mlola[0m][.] 75 EF FNDP 190/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 428 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 193/211 331/2000 Murphy-PT-D4N050-CTLFireability-2024-12 71406363 m, 292796 m/sec, 265875633 t fired, .
[[35mlola[0m][.] 75 EF FNDP 195/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 440 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 198/211 337/2000 Murphy-PT-D4N050-CTLFireability-2024-12 72877990 m, 294325 m/sec, 272393581 t fired, .
[[35mlola[0m][.] 75 EF FNDP 200/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 451 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 203/211 344/2000 Murphy-PT-D4N050-CTLFireability-2024-12 74460868 m, 316575 m/sec, 279202079 t fired, .
[[35mlola[0m][.] 75 EF FNDP 205/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 463 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 CTL EXCL 208/211 350/2000 Murphy-PT-D4N050-CTLFireability-2024-12 75950676 m, 297961 m/sec, 286329299 t fired, .
[[35mlola[0m][.] 75 EF FNDP 210/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 474 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EF FNDP 215/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 486 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 Murphy-PT-D4N050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 Murphy-PT-D4N050-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 3384 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 53 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EF FNDP 220/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 497 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 45 Murphy-PT-D4N050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/225 12/2000 Murphy-PT-D4N050-CTLFireability-2024-11 2529017 m, 505803 m/sec, 5804592 t fired, .
[[35mlola[0m][.] 75 EF FNDP 225/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 509 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/225 23/2000 Murphy-PT-D4N050-CTLFireability-2024-11 5091093 m, 512415 m/sec, 11576488 t fired, .
[[35mlola[0m][.] 75 EF FNDP 230/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 520 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/225 33/2000 Murphy-PT-D4N050-CTLFireability-2024-11 7558346 m, 493450 m/sec, 17369211 t fired, .
[[35mlola[0m][.] 75 EF FNDP 235/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 532 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/225 44/2000 Murphy-PT-D4N050-CTLFireability-2024-11 10003048 m, 488940 m/sec, 23146452 t fired, .
[[35mlola[0m][.] 75 EF FNDP 240/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 543 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/225 55/2000 Murphy-PT-D4N050-CTLFireability-2024-11 12454979 m, 490386 m/sec, 28969940 t fired, .
[[35mlola[0m][.] 75 EF FNDP 245/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 555 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-11: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/225 65/2000 Murphy-PT-D4N050-CTLFireability-2024-11 14869192 m, 482842 m/sec, 34571579 t fired, .
[[35mlola[0m][.] 75 EF FNDP 250/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 567 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15339647
[[35mlola[0m][I] fired transitions : 35717372
[[35mlola[0m][I] time used : 32
[[35mlola[0m][I] memory pages used : 67
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Murphy-PT-D4N050-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Murphy-PT-D4N050-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13707
[[35mlola[0m][I] fired transitions : 14311
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Murphy-PT-D4N050-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 2/257 7/2000 Murphy-PT-D4N050-CTLFireability-2024-09 1287082 m, 257416 m/sec, 3458226 t fired, .
[[35mlola[0m][.] 75 EF FNDP 255/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 578 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 7/257 13/2000 Murphy-PT-D4N050-CTLFireability-2024-09 2791703 m, 300924 m/sec, 11048158 t fired, .
[[35mlola[0m][.] 75 EF FNDP 260/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 590 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 12/257 21/2000 Murphy-PT-D4N050-CTLFireability-2024-09 4605394 m, 362738 m/sec, 18417287 t fired, .
[[35mlola[0m][.] 75 EF FNDP 265/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 601 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 17/257 28/2000 Murphy-PT-D4N050-CTLFireability-2024-09 6112442 m, 301409 m/sec, 25168435 t fired, .
[[35mlola[0m][.] 75 EF FNDP 270/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 613 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 22/257 34/2000 Murphy-PT-D4N050-CTLFireability-2024-09 7479283 m, 273368 m/sec, 31829073 t fired, .
[[35mlola[0m][.] 75 EF FNDP 275/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 624 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 27/257 39/2000 Murphy-PT-D4N050-CTLFireability-2024-09 8847389 m, 273621 m/sec, 38100554 t fired, .
[[35mlola[0m][.] 75 EF FNDP 280/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 636 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 32/257 47/2000 Murphy-PT-D4N050-CTLFireability-2024-09 10639595 m, 358441 m/sec, 44620352 t fired, .
[[35mlola[0m][.] 75 EF FNDP 285/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 648 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-11: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N050-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N050-CTLFireability-2024-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-01: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-02: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-05: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N050-CTLFireability-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 37/257 52/2000 Murphy-PT-D4N050-CTLFireability-2024-09 11671618 m, 206404 m/sec, 50224316 t fired, .
[[35mlola[0m][.] 75 EF FNDP 290/3599 0/5 Murphy-PT-D4N050-CTLFireability-2024-02 659 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 397 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D4N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Murphy-PT-D4N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353100330"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D4N050.tgz
mv Murphy-PT-D4N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;