About the Execution of LoLA for Murphy-PT-D4N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 183184.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353100324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Murphy-PT-D4N025, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353100324
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 6.2K Apr 11 22:51 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Apr 11 22:51 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Apr 11 22:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Apr 11 22:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K May 6 10:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 6 10:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 6 10:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 11 22:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 11 22:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 22:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 11 22:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 19K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-00
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-01
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-02
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-03
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-04
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-05
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-06
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-07
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-08
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-09
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-10
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-11
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-12
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-13
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-14
FORMULA_NAME Murphy-PT-D4N025-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717071969763
BK_STOP 1717072152947
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 Murphy-PT-D4N025-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for Murphy-PT-D4N025-LTLFireability-01
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 12:26:10] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 Murphy-PT-D4N025-LTLFireability-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for Murphy-PT-D4N025-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 Murphy-PT-D4N025-LTLFireability-12
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for Murphy-PT-D4N025-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 151
[[35mlola[0m][I] fired transitions : 151
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Murphy-PT-D4N025-LTLFireability-09
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Murphy-PT-D4N025-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 Murphy-PT-D4N025-LTLFireability-08
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for Murphy-PT-D4N025-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 36
[[35mlola[0m][I] fired transitions : 60
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 Murphy-PT-D4N025-LTLFireability-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 4/327 17/2000 Murphy-PT-D4N025-LTLFireability-05 2557076 m, 511415 m/sec, 4902147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 9/327 32/2000 Murphy-PT-D4N025-LTLFireability-05 4906775 m, 469939 m/sec, 9339429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 14/327 48/2000 Murphy-PT-D4N025-LTLFireability-05 7248409 m, 468326 m/sec, 13824215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 19/327 63/2000 Murphy-PT-D4N025-LTLFireability-05 9552219 m, 460762 m/sec, 18271866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 24/327 77/2000 Murphy-PT-D4N025-LTLFireability-05 11739453 m, 437446 m/sec, 22402635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 29/327 90/2000 Murphy-PT-D4N025-LTLFireability-05 13780982 m, 408305 m/sec, 26321502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 34/327 105/2000 Murphy-PT-D4N025-LTLFireability-05 15979513 m, 439706 m/sec, 30460906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 39/327 119/2000 Murphy-PT-D4N025-LTLFireability-05 18109892 m, 426075 m/sec, 34531835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 44/327 133/2000 Murphy-PT-D4N025-LTLFireability-05 20258475 m, 429716 m/sec, 38542275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 49/327 146/2000 Murphy-PT-D4N025-LTLFireability-05 22262879 m, 400880 m/sec, 42304488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 54/327 159/2000 Murphy-PT-D4N025-LTLFireability-05 24333387 m, 414101 m/sec, 46210288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 59/327 174/2000 Murphy-PT-D4N025-LTLFireability-05 26542858 m, 441894 m/sec, 50338148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 64/327 187/2000 Murphy-PT-D4N025-LTLFireability-05 28689915 m, 429411 m/sec, 54401066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 69/327 201/2000 Murphy-PT-D4N025-LTLFireability-05 30812896 m, 424596 m/sec, 58435673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 74/327 215/2000 Murphy-PT-D4N025-LTLFireability-05 32895129 m, 416446 m/sec, 62454883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 79/327 228/2000 Murphy-PT-D4N025-LTLFireability-05 34980453 m, 417064 m/sec, 66354986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 84/327 241/2000 Murphy-PT-D4N025-LTLFireability-05 36969453 m, 397800 m/sec, 70115634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 89/327 255/2000 Murphy-PT-D4N025-LTLFireability-05 39111121 m, 428333 m/sec, 74098896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 94/327 270/2000 Murphy-PT-D4N025-LTLFireability-05 41306321 m, 439040 m/sec, 78115213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 100/327 283/2000 Murphy-PT-D4N025-LTLFireability-05 43348823 m, 408500 m/sec, 81913071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 105/327 296/2000 Murphy-PT-D4N025-LTLFireability-05 45353993 m, 401034 m/sec, 85757848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 110/327 309/2000 Murphy-PT-D4N025-LTLFireability-05 47325689 m, 394339 m/sec, 89438026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 115/327 322/2000 Murphy-PT-D4N025-LTLFireability-05 49335604 m, 401983 m/sec, 93234678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 120/327 335/2000 Murphy-PT-D4N025-LTLFireability-05 51357443 m, 404367 m/sec, 96962341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 125/327 349/2000 Murphy-PT-D4N025-LTLFireability-05 53427521 m, 414015 m/sec, 100798299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 130/327 361/2000 Murphy-PT-D4N025-LTLFireability-05 55309020 m, 376299 m/sec, 104334752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 135/327 374/2000 Murphy-PT-D4N025-LTLFireability-05 57331062 m, 404408 m/sec, 108120366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 140/327 388/2000 Murphy-PT-D4N025-LTLFireability-05 59399477 m, 413683 m/sec, 112013666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 145/327 401/2000 Murphy-PT-D4N025-LTLFireability-05 61461162 m, 412337 m/sec, 115903845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 150/327 415/2000 Murphy-PT-D4N025-LTLFireability-05 63585664 m, 424900 m/sec, 119944191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 155/327 428/2000 Murphy-PT-D4N025-LTLFireability-05 65642133 m, 411293 m/sec, 123893296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 160/327 440/2000 Murphy-PT-D4N025-LTLFireability-05 67499962 m, 371565 m/sec, 127408595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 165/327 453/2000 Murphy-PT-D4N025-LTLFireability-05 69443413 m, 388690 m/sec, 131053671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 170/327 467/2000 Murphy-PT-D4N025-LTLFireability-05 71536833 m, 418684 m/sec, 134947827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 175/327 480/2000 Murphy-PT-D4N025-LTLFireability-05 73527971 m, 398227 m/sec, 138718819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMurphy-PT-D4N025-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D4N025-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D4N025-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 180/327 493/2000 Murphy-PT-D4N025-LTLFireability-05 75616622 m, 417730 m/sec, 142565649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 399 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D4N025"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Murphy-PT-D4N025, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353100324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D4N025.tgz
mv Murphy-PT-D4N025 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;