About the Execution of LoLA for Murphy-PT-D3N050
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.584 | 141678.00 | 142980.00 | 470.20 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353100316.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Murphy-PT-D3N050, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353100316
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 6.9K Apr 11 23:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Apr 11 23:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 11 23:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 11 23:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 6 10:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 6 10:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 6 10:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 23:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 131K Apr 11 23:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 11 23:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 138K Apr 11 23:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 15K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-00
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-01
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-02
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-03
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-04
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-05
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-06
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-07
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-08
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-09
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-10
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-11
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-12
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-13
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-14
FORMULA_NAME Murphy-PT-D3N050-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717071829849
BK_STOP 1717071971527
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 Murphy-PT-D3N050-LTLFireability-11
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for Murphy-PT-D3N050-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 261
[[35mlola[0m][I] fired transitions : 311
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 Murphy-PT-D3N050-LTLFireability-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for Murphy-PT-D3N050-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 861
[[35mlola[0m][I] fired transitions : 862
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Murphy-PT-D3N050-LTLFireability-15
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Murphy-PT-D3N050-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 476
[[35mlola[0m][I] fired transitions : 580
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 Murphy-PT-D3N050-LTLFireability-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/239 24/2000 Murphy-PT-D3N050-LTLFireability-10 3627760 m, 725552 m/sec, 6903468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 10/239 51/2000 Murphy-PT-D3N050-LTLFireability-10 7765749 m, 827597 m/sec, 13968969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 15/239 75/2000 Murphy-PT-D3N050-LTLFireability-10 11499580 m, 746766 m/sec, 20739086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 20/239 99/2000 Murphy-PT-D3N050-LTLFireability-10 15196403 m, 739364 m/sec, 27425834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 25/239 123/2000 Murphy-PT-D3N050-LTLFireability-10 18833506 m, 727420 m/sec, 34004410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 30/239 147/2000 Murphy-PT-D3N050-LTLFireability-10 22506963 m, 734691 m/sec, 40632012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 35/239 171/2000 Murphy-PT-D3N050-LTLFireability-10 26279551 m, 754517 m/sec, 47392842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 40/239 196/2000 Murphy-PT-D3N050-LTLFireability-10 30063938 m, 756877 m/sec, 54411285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 45/239 218/2000 Murphy-PT-D3N050-LTLFireability-10 33417063 m, 670625 m/sec, 61081771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 50/239 236/2000 Murphy-PT-D3N050-LTLFireability-10 36329635 m, 582514 m/sec, 67309651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 55/239 257/2000 Murphy-PT-D3N050-LTLFireability-10 39436777 m, 621428 m/sec, 73617006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 60/239 276/2000 Murphy-PT-D3N050-LTLFireability-10 42375205 m, 587685 m/sec, 79771588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 65/239 294/2000 Murphy-PT-D3N050-LTLFireability-10 45147527 m, 554464 m/sec, 85770056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 70/239 310/2000 Murphy-PT-D3N050-LTLFireability-10 47716866 m, 513867 m/sec, 91547677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 75/239 329/2000 Murphy-PT-D3N050-LTLFireability-10 50578955 m, 572417 m/sec, 97454316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 80/239 344/2000 Murphy-PT-D3N050-LTLFireability-10 52858217 m, 455852 m/sec, 102843188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 85/239 359/2000 Murphy-PT-D3N050-LTLFireability-10 55247079 m, 477772 m/sec, 108262063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 90/239 374/2000 Murphy-PT-D3N050-LTLFireability-10 57529026 m, 456389 m/sec, 113576496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 95/239 389/2000 Murphy-PT-D3N050-LTLFireability-10 59754040 m, 445002 m/sec, 118833382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 100/239 406/2000 Murphy-PT-D3N050-LTLFireability-10 62403501 m, 529892 m/sec, 124482444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 105/239 422/2000 Murphy-PT-D3N050-LTLFireability-10 64943812 m, 508062 m/sec, 130062293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 110/239 437/2000 Murphy-PT-D3N050-LTLFireability-10 67218758 m, 454989 m/sec, 135274875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 115/239 451/2000 Murphy-PT-D3N050-LTLFireability-10 69404276 m, 437103 m/sec, 140388863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 120/239 464/2000 Murphy-PT-D3N050-LTLFireability-10 71429843 m, 405113 m/sec, 145369074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 125/239 478/2000 Murphy-PT-D3N050-LTLFireability-10 73583215 m, 430674 m/sec, 150495245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 130/239 492/2000 Murphy-PT-D3N050-LTLFireability-10 75721800 m, 427717 m/sec, 155554196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 135/239 505/2000 Murphy-PT-D3N050-LTLFireability-10 77659792 m, 387598 m/sec, 160440759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-PT-D3N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-PT-D3N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 140/239 518/2000 Murphy-PT-D3N050-LTLFireability-10 79771156 m, 422272 m/sec, 165535400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D3N050"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Murphy-PT-D3N050, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353100316"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D3N050.tgz
mv Murphy-PT-D3N050 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;