About the Execution of LoLA for Murphy-COL-D4N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.579 | 272553.00 | 263786.00 | 2007.20 | F?T????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353000274.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Murphy-COL-D4N025, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353000274
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 6.9K Apr 11 22:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 11 22:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 11 22:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 11 22:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K Apr 11 22:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 70K Apr 11 22:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 11 22:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Apr 11 22:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 20K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-00
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-01
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-02
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-03
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-04
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-05
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-06
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-07
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-08
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-09
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-10
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-11
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-12
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-13
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-14
FORMULA_NAME Murphy-COL-D4N025-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717070836782
FORMULA Murphy-COL-D4N025-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-COL-D4N025-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717071109335
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 30, Transitions: 35
[[35mlola[0m][W] findlow criterion violated for transition 3
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for 4 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 Murphy-COL-D4N025-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 0 Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 0 Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 0 Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 107 (type EQUN) for 38 Murphy-COL-D4N025-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 98 (type FNDP) for 38 Murphy-COL-D4N025-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 101 (type EQUN) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type FNDP) for Murphy-COL-D4N025-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 110 (type EQUN) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 110 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 112 (type EQUN) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11878
[[35mlola[0m][I] fired transitions : 24717
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 Murphy-COL-D4N025-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 101 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 107 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 112 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for Murphy-COL-D4N025-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 5/211 7/2000 Murphy-COL-D4N025-CTLFireability-2024-15 1586568 m, 317313 m/sec, 5915182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 10/211 16/2000 Murphy-COL-D4N025-CTLFireability-2024-15 3545403 m, 391767 m/sec, 11868126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 15/211 24/2000 Murphy-COL-D4N025-CTLFireability-2024-15 5514906 m, 393900 m/sec, 17663285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 20/211 32/2000 Murphy-COL-D4N025-CTLFireability-2024-15 7401967 m, 377412 m/sec, 23366483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 25/211 40/2000 Murphy-COL-D4N025-CTLFireability-2024-15 9320883 m, 383783 m/sec, 29033088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 30/211 48/2000 Murphy-COL-D4N025-CTLFireability-2024-15 11240594 m, 383942 m/sec, 34548529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 35/211 56/2000 Murphy-COL-D4N025-CTLFireability-2024-15 13071997 m, 366280 m/sec, 40148666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 40/211 64/2000 Murphy-COL-D4N025-CTLFireability-2024-15 14930470 m, 371694 m/sec, 45539354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 45/211 72/2000 Murphy-COL-D4N025-CTLFireability-2024-15 16797191 m, 373344 m/sec, 50961511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 50/211 79/2000 Murphy-COL-D4N025-CTLFireability-2024-15 18616077 m, 363777 m/sec, 56375296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 55/211 87/2000 Murphy-COL-D4N025-CTLFireability-2024-15 20447261 m, 366236 m/sec, 61690722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 60/211 95/2000 Murphy-COL-D4N025-CTLFireability-2024-15 22220781 m, 354704 m/sec, 67174719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 65/211 102/2000 Murphy-COL-D4N025-CTLFireability-2024-15 24020714 m, 359986 m/sec, 72506094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 70/211 110/2000 Murphy-COL-D4N025-CTLFireability-2024-15 25850554 m, 365968 m/sec, 77916637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 75/211 118/2000 Murphy-COL-D4N025-CTLFireability-2024-15 27624006 m, 354690 m/sec, 83142960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 80/211 125/2000 Murphy-COL-D4N025-CTLFireability-2024-15 29410879 m, 357374 m/sec, 88521915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 85/211 133/2000 Murphy-COL-D4N025-CTLFireability-2024-15 31222031 m, 362230 m/sec, 93827062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 90/211 141/2000 Murphy-COL-D4N025-CTLFireability-2024-15 33037364 m, 363066 m/sec, 99064966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 95/211 148/2000 Murphy-COL-D4N025-CTLFireability-2024-15 34842504 m, 361028 m/sec, 104285277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 100/211 156/2000 Murphy-COL-D4N025-CTLFireability-2024-15 36606204 m, 352740 m/sec, 109604025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 105/211 163/2000 Murphy-COL-D4N025-CTLFireability-2024-15 38367565 m, 352272 m/sec, 114825713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 110/211 171/2000 Murphy-COL-D4N025-CTLFireability-2024-15 40160807 m, 358648 m/sec, 120140300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 115/211 178/2000 Murphy-COL-D4N025-CTLFireability-2024-15 41914410 m, 350720 m/sec, 125295617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 120/211 186/2000 Murphy-COL-D4N025-CTLFireability-2024-15 43712353 m, 359588 m/sec, 130485281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 125/211 193/2000 Murphy-COL-D4N025-CTLFireability-2024-15 45501160 m, 357761 m/sec, 135682554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 130/211 201/2000 Murphy-COL-D4N025-CTLFireability-2024-15 47285810 m, 356930 m/sec, 140951297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 135/211 208/2000 Murphy-COL-D4N025-CTLFireability-2024-15 49045473 m, 351932 m/sec, 146052947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 140/211 216/2000 Murphy-COL-D4N025-CTLFireability-2024-15 50813207 m, 353546 m/sec, 151171006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 145/211 223/2000 Murphy-COL-D4N025-CTLFireability-2024-15 52553362 m, 348031 m/sec, 156290857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 150/211 231/2000 Murphy-COL-D4N025-CTLFireability-2024-15 54321339 m, 353595 m/sec, 161452740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 155/211 238/2000 Murphy-COL-D4N025-CTLFireability-2024-15 56090066 m, 353745 m/sec, 166557629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 160/211 246/2000 Murphy-COL-D4N025-CTLFireability-2024-15 57820296 m, 346046 m/sec, 171662121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 165/211 253/2000 Murphy-COL-D4N025-CTLFireability-2024-15 59597900 m, 355520 m/sec, 176801576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 170/211 261/2000 Murphy-COL-D4N025-CTLFireability-2024-15 61359581 m, 352336 m/sec, 181964140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 175/211 268/2000 Murphy-COL-D4N025-CTLFireability-2024-15 63093761 m, 346836 m/sec, 187094677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 180/211 275/2000 Murphy-COL-D4N025-CTLFireability-2024-15 64813829 m, 344013 m/sec, 192131987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 185/211 283/2000 Murphy-COL-D4N025-CTLFireability-2024-15 66548737 m, 346981 m/sec, 197188581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 190/211 290/2000 Murphy-COL-D4N025-CTLFireability-2024-15 68243297 m, 338912 m/sec, 202091517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 195/211 297/2000 Murphy-COL-D4N025-CTLFireability-2024-15 69950058 m, 341352 m/sec, 207024978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 200/211 304/2000 Murphy-COL-D4N025-CTLFireability-2024-15 71643106 m, 338609 m/sec, 212061259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 205/211 312/2000 Murphy-COL-D4N025-CTLFireability-2024-15 73364363 m, 344251 m/sec, 217078520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 CTL EXCL 210/211 319/2000 Murphy-COL-D4N025-CTLFireability-2024-15 75056201 m, 338367 m/sec, 222047523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 78 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 4 0 0 10 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 58 Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 Murphy-COL-D4N025-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 3384 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 78 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 Murphy-COL-D4N025-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 551
[[35mlola[0m][I] fired transitions : 807
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 Murphy-COL-D4N025-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 241 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Murphy-COL-D4N025-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 108
[[35mlola[0m][I] fired transitions : 276
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Murphy-COL-D4N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 5/259 5/2000 Murphy-COL-D4N025-CTLFireability-2024-11 1159455 m, 231891 m/sec, 6905796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 10/259 11/2000 Murphy-COL-D4N025-CTLFireability-2024-11 2502103 m, 268529 m/sec, 13275168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 15/259 17/2000 Murphy-COL-D4N025-CTLFireability-2024-11 3862531 m, 272085 m/sec, 19441620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 20/259 23/2000 Murphy-COL-D4N025-CTLFireability-2024-11 5248970 m, 277287 m/sec, 25655820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 25/259 29/2000 Murphy-COL-D4N025-CTLFireability-2024-11 6632848 m, 276775 m/sec, 31800825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 30/259 34/2000 Murphy-COL-D4N025-CTLFireability-2024-11 8006230 m, 274676 m/sec, 37892016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 35/259 36/2000 Murphy-COL-D4N025-CTLFireability-2024-11 8266181 m, 51990 m/sec, 38978563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 40/259 36/2000 Murphy-COL-D4N025-CTLFireability-2024-11 8364410 m, 19645 m/sec, 39415825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-00: CONJ false state space /EXEF[0m
[[35mlola[0m][.] [1m[32mMurphy-COL-D4N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMurphy-COL-D4N025-CTLFireability-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-10: CONJ 0 1 0 0 5 0 0 3
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-14: CONJ 0 3 0 0 11 0 0 0
[[35mlola[0m][.] Murphy-COL-D4N025-CTLFireability-2024-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 45/259 36/2000 Murphy-COL-D4N025-CTLFireability-2024-11 8432152 m, 13548 m/sec, 39696642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-COL-D4N025"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Murphy-COL-D4N025, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353000274"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-COL-D4N025.tgz
mv Murphy-COL-D4N025 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;