MCC'2024- Execution of r247-tall-171654352700139

About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S24C12

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16113.983	664112.00	1438378.00	1149.40	?F?FFF???T???F??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352700139.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S24C12, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352700139
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K May 19 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 18:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 22K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 102K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 20M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717060320941

FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717060985053

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 43 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13
[[35mlola[0m][I] time limit : 229 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 43 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EG EXCL 2/229 0/2000 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 --
[[35mlola[0m][.] 56 EF STEQ 2/2986 0/5 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 3 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EG EXCL 7/229 0/2000 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 --
[[35mlola[0m][.] 56 EF STEQ 7/2986 0/5 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 61 EF STEQ 4/2983 0/5 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 108
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01
[[35mlola[0m][I] time limit : 248 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 108
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-13: F false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C12-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S24C12"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S24C12, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352700139"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S24C12.tgz
mv MultiCrashLeafsetExtension-PT-S24C12 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;