MCC'2024- Execution of r247-tall-171654352700123

About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S24C10

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16201.903	623464.00	1342854.00	536.40	TF??T?FF?T?F????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352700123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S24C10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352700123
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 13K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.9K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K May 19 16:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 27K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 155K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 06:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 12 06:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 18M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717059129910

FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717059753374

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 12 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 12 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU 0 0 2 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 ER EXCL 1/256 1/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04 --
[[35mlola[0m][.] 56 EF STEQ 1/3081 0/5 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 21 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 21 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15
[[35mlola[0m][I] time limit : 341 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 2/341 1/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 1752 m, 350 m/sec, 2068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 7/341 2/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 6802 m, 1010 m/sec, 8061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 12/341 2/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 12217 m, 1083 m/sec, 14497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 17/341 3/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 17891 m, 1134 m/sec, 21248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 22/341 4/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 23622 m, 1146 m/sec, 28065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 27/341 5/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 29052 m, 1086 m/sec, 34515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 32/341 6/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 34558 m, 1101 m/sec, 41060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 37/341 6/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 39918 m, 1072 m/sec, 47433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 42/341 7/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 44863 m, 989 m/sec, 53316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 47/341 8/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 50296 m, 1086 m/sec, 59771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 52/341 9/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 55746 m, 1090 m/sec, 66248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 57/341 9/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 61370 m, 1124 m/sec, 72937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 62/341 10/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 67078 m, 1141 m/sec, 79727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 67/341 11/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 72079 m, 1000 m/sec, 85671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 72/341 11/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 76236 m, 831 m/sec, 90612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 77/341 12/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 81122 m, 977 m/sec, 96426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 82/341 13/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 86113 m, 998 m/sec, 102364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 87/341 14/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 91417 m, 1060 m/sec, 108662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 92/341 14/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 97487 m, 1214 m/sec, 115877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-04: AU true state space /ER[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-07: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 97/341 16/2000 MultiCrashLeafsetExtension-PT-S24C10-LTLCardinality-15 106287 m, 1760 m/sec, 126334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S24C10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S24C10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352700123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S24C10.tgz
mv MultiCrashLeafsetExtension-PT-S24C10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;