MCC'2024- Execution of r247-tall-171654352600092

About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S24C06

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16187.168	245045.00	640170.00	409.20	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352600092.qcow2',
Waiting for the VM to be ready (probing ssh)
............................................................................
======================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S24C06, examination is LTLFireabi
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352600092
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 13M
-rw-r--r-- 1 mcc users 16K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K May 19 18:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 06:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 12 06:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 13M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717056946806

BK_STOP 1717057191851

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timeli
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireabili
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 31 MultiCrashLeafsetEx
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for MultiCrashLeafsetExt
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 MultiCrashLeafsetEx
[[35mlola[0m][I] time limit : 178 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 4/178 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 9/178 1/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 14/178 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 19/178 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 24/178 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 44 MultiCrashLeafsetEx
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 44 MultiCrashLeafsetEx
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 54 MultiCrashLeafsetEx
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 29/178 3/2000
[[35mlola[0m][.] 65 EF FNDP 3/3367 0/5
[[35mlola[0m][.] 66 EF STEQ 3/3367 0/5
[[35mlola[0m][.] 72 EF STEQ 1/3365 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-00:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-01:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-02:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-03:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-04:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-05:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-06:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-07:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-08:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-09:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-11:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-13:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14:
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 39 LTL EXCL 34/178 3/2000
[[35mlola[0m][.] 65 EF FNDP 8/3362 0/5
[[35mlola[0m][.] 66 EF STEQ 8/1678 0/5
[[35mlola[0m][.] 72 EF STEQ 6/1679 0/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ =============== lity mit[0m) default[0m ty.xml[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 0 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m tension-PT-S24C06-LTLFireability-09 ension-PT-S24C06-LTLFireability-09 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 0 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m tension-PT-S24C06-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 12705 m, 2541 m/sec, 40900 t fired, . CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 26424 m, 2743 m/sec, 86122 t fired, . CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 39673 m, 2649 m/sec, 128922 t fired, . CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 52614 m, 2588 m/sec, 171495 t fired, . CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 63320 m, 2141 m/sec, 206279 t fired, . tension-PT-S24C06-LTLFireability-12 tension-PT-S24C06-LTLFireability-12 tension-PT-S24C06-LTLFireability-14 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 0 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 73339 m, 2003 m/sec, 238857 t fired, . MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12 -- MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12 sara not yet started (preprocessing). MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14 sara not yet started (preprocessing). CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 3 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 2 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 0 0 0 1 0 0 0 STATUS[0m MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-10 82304 m, 1793 m/sec, 268062 t fired, . MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12 -- MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-12 sara not yet started (preprocessing). MultiCrashLeafsetExtension-PT-S24C06-LTLFireability-14 sara not yet started (preprocessing). $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S24C06"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S24C06, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352600092"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S24C06.tgz
mv MultiCrashLeafsetExtension-PT-S24C06 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;