About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S16C08
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9782.176 | 3600000.00 | 3687026.00 | 6537.30 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352500051.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S16C08, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352500051
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.7M
-rw-r--r-- 1 mcc users 13K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.0K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 06:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 73K Apr 12 06:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 6.3M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717052867745
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 07:10:38] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 3/311 1/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 17382 m, 3476 m/sec, 20503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 8/311 3/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 45689 m, 5661 m/sec, 53936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 13/311 5/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 82482 m, 7358 m/sec, 97517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 18/311 7/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 131913 m, 9886 m/sec, 155993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 23/311 10/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 177194 m, 9056 m/sec, 209504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 28/311 12/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 220342 m, 8629 m/sec, 260452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 33/311 14/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 257962 m, 7524 m/sec, 304960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 38/311 16/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 311387 m, 10685 m/sec, 368313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 43/311 19/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 358553 m, 9433 m/sec, 423994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 48/311 21/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 403937 m, 9076 m/sec, 477584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 53/311 23/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 441045 m, 7421 m/sec, 521520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 58/311 25/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 487840 m, 9359 m/sec, 576871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 63/311 28/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 533745 m, 9181 m/sec, 631674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 68/311 30/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 575200 m, 8291 m/sec, 680649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 73/311 32/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 618095 m, 8579 m/sec, 731454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 78/311 34/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 666357 m, 9652 m/sec, 788732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 83/311 36/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 708358 m, 8400 m/sec, 838579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 88/311 38/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 747030 m, 7734 m/sec, 884283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 93/311 40/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 790382 m, 8670 m/sec, 935478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 98/311 42/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 825583 m, 7040 m/sec, 977073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 103/311 44/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 866965 m, 8276 m/sec, 1025986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 108/311 46/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 902507 m, 7108 m/sec, 1067978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 113/311 47/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 937991 m, 7096 m/sec, 1109853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 118/311 49/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 972539 m, 6909 m/sec, 1150762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 123/311 50/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1004538 m, 6399 m/sec, 1188670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 128/311 52/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1030574 m, 5207 m/sec, 1219549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 133/311 54/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1081399 m, 10165 m/sec, 1279699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 138/311 57/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1132454 m, 10211 m/sec, 1340112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 143/311 59/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1178255 m, 9160 m/sec, 1394161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 148/311 61/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1217446 m, 7838 m/sec, 1440511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 153/311 63/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1260089 m, 8528 m/sec, 1491044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 158/311 66/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1306926 m, 9367 m/sec, 1546346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 163/311 68/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1349150 m, 8444 m/sec, 1596746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 168/311 70/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1390535 m, 8277 m/sec, 1645786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 173/311 72/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1438966 m, 9686 m/sec, 1702943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 178/311 75/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1482256 m, 8658 m/sec, 1754627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 183/311 76/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1519252 m, 7399 m/sec, 1798332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 188/311 79/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1564273 m, 9004 m/sec, 1851492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 193/311 80/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1600017 m, 7148 m/sec, 1893812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 198/311 82/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1640812 m, 8159 m/sec, 1941931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 203/311 84/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1674054 m, 6648 m/sec, 1981283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 208/311 86/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1714555 m, 8100 m/sec, 2029026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 213/311 87/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1748408 m, 6770 m/sec, 2069066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 218/311 89/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1779645 m, 6247 m/sec, 2106067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 223/311 90/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1807477 m, 5566 m/sec, 2139049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 228/311 92/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1846128 m, 7730 m/sec, 2184878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 233/311 95/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1893348 m, 9444 m/sec, 2240637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 238/311 97/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1934912 m, 8312 m/sec, 2290260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 243/311 99/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 1975937 m, 8205 m/sec, 2338878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 248/311 101/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2025210 m, 9854 m/sec, 2397031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 253/311 104/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2068809 m, 8719 m/sec, 2449081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 258/311 105/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2105588 m, 7355 m/sec, 2492535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 263/311 108/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2150495 m, 8981 m/sec, 2545557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 268/311 109/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2186466 m, 7194 m/sec, 2588143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 273/311 111/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2227657 m, 8238 m/sec, 2636731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 278/311 113/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2261427 m, 6754 m/sec, 2676705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 283/311 115/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2302350 m, 8184 m/sec, 2724952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 288/311 116/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2336660 m, 6862 m/sec, 2765540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 293/311 118/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2367865 m, 6241 m/sec, 2802506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 298/311 119/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2395541 m, 5535 m/sec, 2835308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 303/311 121/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2433148 m, 7521 m/sec, 2879712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 308/311 123/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 2477457 m, 8861 m/sec, 2932626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05
[[35mlola[0m][I] time limit : 3116 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 290
[[35mlola[0m][I] fired transitions : 289
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/311 3/5 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 53838 m, -484723 m/sec, 63571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11
[[35mlola[0m][I] time limit : 388 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 562
[[35mlola[0m][I] fired transitions : 561
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07
[[35mlola[0m][I] time limit : 517 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04
[[35mlola[0m][I] time limit : 621 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00
[[35mlola[0m][I] time limit : 776 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08
[[35mlola[0m][I] time limit : 1035 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02
[[35mlola[0m][I] time limit : 1553 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 67
[[35mlola[0m][I] fired transitions : 67
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03
[[35mlola[0m][I] time limit : 3106 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/3106 2/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 56168 m, 11233 m/sec, 88351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/3106 3/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 108734 m, 10513 m/sec, 170998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/3106 4/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 152420 m, 8737 m/sec, 239887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/3106 5/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 208106 m, 11137 m/sec, 327951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/3106 6/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 255078 m, 9394 m/sec, 401989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/3106 7/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 308105 m, 10605 m/sec, 485812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/3106 8/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 358402 m, 10059 m/sec, 565219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/3106 9/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 403663 m, 9052 m/sec, 636455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/3106 10/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 449995 m, 9266 m/sec, 709501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/3106 11/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 496523 m, 9305 m/sec, 782765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/3106 12/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 536638 m, 8023 m/sec, 845962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/3106 13/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 584032 m, 9478 m/sec, 920537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/3106 14/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 625332 m, 8260 m/sec, 985620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/3106 15/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 664789 m, 7891 m/sec, 1047920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/3106 15/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 698680 m, 6778 m/sec, 1101363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/3106 16/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 731455 m, 6555 m/sec, 1153133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/3106 17/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 776190 m, 8947 m/sec, 1223741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/3106 18/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 830231 m, 10808 m/sec, 1309377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/3106 19/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 876727 m, 9299 m/sec, 1382527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/3106 20/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 931655 m, 10985 m/sec, 1469452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/3106 21/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 975216 m, 8712 m/sec, 1538082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/3106 22/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1026433 m, 10243 m/sec, 1618632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/3106 23/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1069770 m, 8667 m/sec, 1686881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/3106 24/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1117750 m, 9596 m/sec, 1762602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/3106 25/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1161850 m, 8820 m/sec, 1831832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/3106 26/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1202948 m, 8219 m/sec, 1896533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/3106 27/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1243262 m, 8062 m/sec, 1960168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/3106 28/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1282987 m, 7945 m/sec, 2022830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/3106 28/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1315982 m, 6599 m/sec, 2074788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/3106 29/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1348421 m, 6487 m/sec, 2126126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/3106 30/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1401508 m, 10617 m/sec, 2210241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/3106 31/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1448268 m, 9352 m/sec, 2283801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/3106 32/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1497811 m, 9908 m/sec, 2361671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/3106 33/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1544711 m, 9380 m/sec, 2435610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/3106 34/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1587950 m, 8647 m/sec, 2505337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/3106 35/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1631446 m, 8699 m/sec, 2574499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/3106 36/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1673284 m, 8367 m/sec, 2640412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/3106 37/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1710190 m, 7381 m/sec, 2698682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/3106 38/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1744120 m, 6786 m/sec, 2752061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/3106 38/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1787250 m, 8626 m/sec, 2820528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/3106 40/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1837764 m, 10102 m/sec, 2900271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/3106 41/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1885616 m, 9570 m/sec, 2975469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/3106 41/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1929373 m, 8751 m/sec, 3044404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/3106 42/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 1977726 m, 9670 m/sec, 3120614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/3106 43/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2017963 m, 8047 m/sec, 3186457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/3106 44/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2062971 m, 9001 m/sec, 3257075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/3106 45/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2103785 m, 8162 m/sec, 3321369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/3106 46/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2142194 m, 7681 m/sec, 3381954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/3106 46/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2169992 m, 5559 m/sec, 3426057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 250/3106 48/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2219548 m, 9911 m/sec, 3503930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 255/3106 48/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2262365 m, 8563 m/sec, 3571315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 260/3106 49/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2303661 m, 8259 m/sec, 3636293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 265/3106 50/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2345562 m, 8380 m/sec, 3702453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 270/3106 51/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2383332 m, 7554 m/sec, 3762009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 275/3106 52/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2421038 m, 7541 m/sec, 3821483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 280/3106 52/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2448847 m, 5561 m/sec, 3865576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 285/3106 53/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2494966 m, 9223 m/sec, 3937831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 290/3106 54/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2537727 m, 8552 m/sec, 4005092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 295/3106 55/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2577020 m, 7858 m/sec, 4067139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 300/3106 56/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2614903 m, 7576 m/sec, 4127114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 305/3106 56/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2646627 m, 6344 m/sec, 4177096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 310/3106 57/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2679754 m, 6625 m/sec, 4229279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 315/3106 58/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2720443 m, 8137 m/sec, 4293332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 320/3106 58/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2761068 m, 8125 m/sec, 4357221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 325/3106 59/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2795432 m, 6872 m/sec, 4411140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 330/3106 60/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2824736 m, 5860 m/sec, 4457417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 335/3106 60/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2863962 m, 7845 m/sec, 4519360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 340/3106 61/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2897784 m, 6764 m/sec, 4572813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 345/3106 62/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2924666 m, 5376 m/sec, 4615356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 350/3106 62/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2962820 m, 7630 m/sec, 4675491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 355/3106 63/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 2991197 m, 5675 m/sec, 4720451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 360/3106 64/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3023230 m, 6406 m/sec, 4770962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 365/3106 64/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3050067 m, 5367 m/sec, 4813440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 370/3106 65/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3075168 m, 5020 m/sec, 4853210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 375/3106 65/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3097654 m, 4497 m/sec, 4888965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 380/3106 66/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3153484 m, 11166 m/sec, 4977240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 385/3106 67/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3202093 m, 9721 m/sec, 5053730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 390/3106 68/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3249734 m, 9528 m/sec, 5128860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 395/3106 70/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3302104 m, 10474 m/sec, 5211750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 400/3106 71/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3344580 m, 8495 m/sec, 5278729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 405/3106 72/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3394077 m, 9899 m/sec, 5356500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 410/3106 73/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3437067 m, 8598 m/sec, 5424215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 415/3106 73/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3481707 m, 8928 m/sec, 5494584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 420/3106 74/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3525913 m, 8841 m/sec, 5563948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 425/3106 75/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3566525 m, 8122 m/sec, 5628026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 430/3106 76/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3605334 m, 7761 m/sec, 5689065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 435/3106 77/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3643725 m, 7678 m/sec, 5749608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 440/3106 77/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3677122 m, 6679 m/sec, 5802400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 445/3106 78/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3710334 m, 6642 m/sec, 5854857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 450/3106 79/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3763004 m, 10534 m/sec, 5938245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 455/3106 80/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3808003 m, 8999 m/sec, 6009252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 460/3106 81/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3856807 m, 9760 m/sec, 6085814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 465/3106 82/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3903296 m, 9297 m/sec, 6159140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 470/3106 83/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3946202 m, 8581 m/sec, 6228341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 475/3106 84/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 3989403 m, 8640 m/sec, 6297059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 480/3106 85/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4030882 m, 8295 m/sec, 6362261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 485/3106 86/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4067675 m, 7358 m/sec, 6420514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 490/3106 86/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4100642 m, 6593 m/sec, 6472338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 495/3106 87/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4144503 m, 8772 m/sec, 6541803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 500/3106 89/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4196112 m, 10321 m/sec, 6623205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 505/3106 90/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4244036 m, 9584 m/sec, 6698552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 510/3106 91/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4287564 m, 8705 m/sec, 6767014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 515/3106 92/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4335579 m, 9603 m/sec, 6842746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 520/3106 92/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4376239 m, 8132 m/sec, 6909190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 525/3106 93/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4420468 m, 8845 m/sec, 6978640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 530/3106 94/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4458959 m, 7698 m/sec, 7039329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 535/3106 95/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4497504 m, 7709 m/sec, 7099987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 540/3106 96/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4526557 m, 5810 m/sec, 7145908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 545/3106 97/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4575101 m, 9708 m/sec, 7222172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 550/3106 97/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4616269 m, 8233 m/sec, 7287055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 555/3106 98/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4659656 m, 8677 m/sec, 7355368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 560/3106 99/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4702509 m, 8570 m/sec, 7422893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 565/3106 100/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4740037 m, 7505 m/sec, 7482194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 570/3106 101/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4777380 m, 7468 m/sec, 7540867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 575/3106 101/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4805774 m, 5678 m/sec, 7585772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 580/3106 102/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4850102 m, 8865 m/sec, 7655261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 585/3106 103/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4891316 m, 8242 m/sec, 7720265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 590/3106 104/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4930929 m, 7922 m/sec, 7782656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 595/3106 105/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 4968680 m, 7550 m/sec, 7842264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 600/3106 105/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5001298 m, 6523 m/sec, 7893788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 605/3106 106/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5031366 m, 6013 m/sec, 7941193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 610/3106 107/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5070840 m, 7894 m/sec, 8003158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 615/3106 108/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5112502 m, 8332 m/sec, 8068583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 620/3106 108/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5148044 m, 7108 m/sec, 8124548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 625/3106 109/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5175772 m, 5545 m/sec, 8168484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 630/3106 110/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5212879 m, 7421 m/sec, 8226889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 635/3106 110/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5249908 m, 7405 m/sec, 8285321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 640/3106 111/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5277490 m, 5516 m/sec, 8328809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 645/3106 112/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5310108 m, 6523 m/sec, 8380408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 650/3106 112/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5342542 m, 6486 m/sec, 8431468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 655/3106 113/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5371732 m, 5838 m/sec, 8477869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 660/3106 113/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5398595 m, 5372 m/sec, 8520362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 665/3106 114/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5425485 m, 5378 m/sec, 8562899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 670/3106 114/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5449627 m, 4828 m/sec, 8601070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 675/3106 115/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5493100 m, 8694 m/sec, 8669892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 680/3106 116/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5543192 m, 10018 m/sec, 8748818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 685/3106 117/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5590836 m, 9528 m/sec, 8823634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 690/3106 118/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5634127 m, 8658 m/sec, 8891848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 695/3106 119/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5682084 m, 9591 m/sec, 8967406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 700/3106 120/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5722210 m, 8025 m/sec, 9033037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 705/3106 121/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5766886 m, 8935 m/sec, 9103145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 710/3106 122/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5805583 m, 7739 m/sec, 9164120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 715/3106 123/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5845095 m, 7902 m/sec, 9226336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 720/3106 123/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5872845 m, 5550 m/sec, 9270201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 725/3106 125/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5926200 m, 10671 m/sec, 9354829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 730/3106 126/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 5971077 m, 8975 m/sec, 9425594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 735/3106 127/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6024847 m, 10754 m/sec, 9509831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 740/3106 128/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6069697 m, 8970 m/sec, 9580531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 745/3106 129/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6114358 m, 8932 m/sec, 9651894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 750/3106 130/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6158110 m, 8750 m/sec, 9721925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 755/3106 130/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6198947 m, 8167 m/sec, 9786242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 760/3106 131/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6239174 m, 8045 m/sec, 9849735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 765/3106 132/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6272985 m, 6762 m/sec, 9903026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 770/3106 133/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6306234 m, 6649 m/sec, 9955325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 775/3106 134/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6353509 m, 9455 m/sec, 10029749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 780/3106 134/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6397612 m, 8820 m/sec, 10099075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 785/3106 135/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6439963 m, 8470 m/sec, 10165769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 790/3106 136/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6478575 m, 7722 m/sec, 10226644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 795/3106 137/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6517483 m, 7781 m/sec, 10288077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 800/3106 138/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6551322 m, 6767 m/sec, 10341549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 805/3106 138/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6581993 m, 6134 m/sec, 10389781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 810/3106 139/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6627835 m, 9168 m/sec, 10461609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 815/3106 140/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6669913 m, 8415 m/sec, 10527984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 820/3106 141/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6708262 m, 7669 m/sec, 10588469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 825/3106 142/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6743530 m, 7053 m/sec, 10644170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 830/3106 142/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6774303 m, 6154 m/sec, 10692729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 835/3106 143/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6812350 m, 7609 m/sec, 10752667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 840/3106 144/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6852363 m, 8002 m/sec, 10815355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 845/3106 144/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6889785 m, 7484 m/sec, 10874337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 850/3106 145/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6922349 m, 6512 m/sec, 10925700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 855/3106 146/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6954680 m, 6466 m/sec, 10976458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 860/3106 147/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 6991940 m, 7452 m/sec, 11035220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 865/3106 147/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7023627 m, 6337 m/sec, 11085334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 870/3106 148/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7051735 m, 5621 m/sec, 11129663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 875/3106 148/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7086858 m, 7024 m/sec, 11185128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 880/3106 149/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7113773 m, 5383 m/sec, 11227957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 885/3106 150/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7145460 m, 6337 m/sec, 11277869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 890/3106 150/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7172338 m, 5375 m/sec, 11320245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 895/3106 151/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7197362 m, 5004 m/sec, 11359785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 900/3106 151/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7220287 m, 4585 m/sec, 11396318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 905/3106 152/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7273234 m, 10589 m/sec, 11479248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 910/3106 153/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7317005 m, 8754 m/sec, 11548351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 915/3106 154/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7360256 m, 8650 m/sec, 11617320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 920/3106 155/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7402980 m, 8544 m/sec, 11686033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 925/3106 156/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7444160 m, 8236 m/sec, 11750921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 930/3106 157/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7484496 m, 8067 m/sec, 11814499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 935/3106 158/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7518829 m, 6866 m/sec, 11868688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 940/3106 158/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7551914 m, 6617 m/sec, 11920977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 945/3106 159/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7598082 m, 9233 m/sec, 11993532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 950/3106 160/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7643564 m, 9096 m/sec, 12064633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 955/3106 161/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7682676 m, 7822 m/sec, 12126433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 960/3106 162/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7721159 m, 7696 m/sec, 12186855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 965/3106 162/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7749936 m, 5755 m/sec, 12232189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 970/3106 163/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7793951 m, 8803 m/sec, 12301446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 975/3106 164/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7833690 m, 7947 m/sec, 12364332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 980/3106 165/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7870389 m, 7339 m/sec, 12422295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 985/3106 166/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7900247 m, 5971 m/sec, 12469583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 990/3106 166/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7935890 m, 7128 m/sec, 12527857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 995/3106 167/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 7970660 m, 6954 m/sec, 12584689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1000/3106 168/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8001946 m, 6257 m/sec, 12635064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1005/3106 169/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8042472 m, 8105 m/sec, 12698843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1010/3106 169/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8076209 m, 6747 m/sec, 12751852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1015/3106 170/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8104762 m, 5710 m/sec, 12796854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1020/3106 171/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8142335 m, 7514 m/sec, 12856160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1025/3106 171/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8169921 m, 5517 m/sec, 12899989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1030/3106 172/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8202513 m, 6518 m/sec, 12951253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1035/3106 172/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8230074 m, 5512 m/sec, 12994777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1040/3106 173/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8255717 m, 5128 m/sec, 13035099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1045/3106 173/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8282252 m, 5307 m/sec, 13077215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1050/3106 175/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8333377 m, 10225 m/sec, 13157502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1055/3106 176/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8379655 m, 9255 m/sec, 13230356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1060/3106 177/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8422886 m, 8646 m/sec, 13299661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1065/3106 177/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8465022 m, 8427 m/sec, 13367179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1070/3106 178/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8506658 m, 8327 m/sec, 13432615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1075/3106 179/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8545534 m, 7775 m/sec, 13493979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1080/3106 180/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8579166 m, 6726 m/sec, 13547010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1085/3106 181/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8614697 m, 7106 m/sec, 13603085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1090/3106 182/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8659140 m, 8888 m/sec, 13672938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1095/3106 182/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8703974 m, 8966 m/sec, 13743208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1100/3106 183/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8744096 m, 8024 m/sec, 13806155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1105/3106 184/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8782091 m, 7599 m/sec, 13866053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1110/3106 185/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8810168 m, 5615 m/sec, 13910556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1115/3106 186/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8855784 m, 9123 m/sec, 13982075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1120/3106 186/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8893853 m, 7613 m/sec, 14042260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1125/3106 187/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8933177 m, 7864 m/sec, 14104438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1130/3106 188/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8960831 m, 5530 m/sec, 14148447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1135/3106 189/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 8999698 m, 7773 m/sec, 14211780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1140/3106 189/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9033702 m, 6800 m/sec, 14267410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1145/3106 190/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9066980 m, 6655 m/sec, 14320491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1150/3106 191/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9105257 m, 7655 m/sec, 14380724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1155/3106 192/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9138571 m, 6662 m/sec, 14433216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1160/3106 192/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9168441 m, 5974 m/sec, 14480250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1165/3106 193/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9202446 m, 6801 m/sec, 14533958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1170/3106 193/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9230074 m, 5525 m/sec, 14577566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1175/3106 194/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9263555 m, 6696 m/sec, 14630399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1180/3106 195/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9291093 m, 5507 m/sec, 14673878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1185/3106 195/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9315646 m, 4910 m/sec, 14712901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1190/3106 196/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9343730 m, 5616 m/sec, 14756918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1195/3106 197/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9389103 m, 9074 m/sec, 14828055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1200/3106 198/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9430553 m, 8290 m/sec, 14893371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1205/3106 198/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9469256 m, 7740 m/sec, 14954512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1210/3106 199/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9503706 m, 6890 m/sec, 15008888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1215/3106 200/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9535241 m, 6307 m/sec, 15058680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1220/3106 200/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9572286 m, 7409 m/sec, 15116936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1225/3106 201/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9611399 m, 7822 m/sec, 15178392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1230/3106 202/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9649790 m, 7678 m/sec, 15238722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1235/3106 203/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9683035 m, 6649 m/sec, 15291062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1240/3106 203/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9713639 m, 6120 m/sec, 15339307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1245/3106 204/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9750903 m, 7452 m/sec, 15398198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1250/3106 205/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9782848 m, 6389 m/sec, 15448618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1255/3106 205/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9809807 m, 5391 m/sec, 15491255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1260/3106 206/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9847239 m, 7486 m/sec, 15550421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1265/3106 206/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9874391 m, 5430 m/sec, 15593320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1270/3106 207/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9906278 m, 6377 m/sec, 15643595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1275/3106 208/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9933346 m, 5413 m/sec, 15686406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1280/3106 208/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9958546 m, 5040 m/sec, 15726332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1285/3106 209/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 9981460 m, 4582 m/sec, 15762846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1290/3106 210/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10026487 m, 9005 m/sec, 15832837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1295/3106 210/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10066112 m, 7925 m/sec, 15895024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1300/3106 211/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10102474 m, 7272 m/sec, 15952192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1305/3106 212/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10132855 m, 6076 m/sec, 16000023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1310/3106 213/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10168290 m, 7087 m/sec, 16055777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1315/3106 213/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10202165 m, 6775 m/sec, 16109439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1320/3106 214/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10233417 m, 6250 m/sec, 16158701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1325/3106 214/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10265200 m, 6356 m/sec, 16208856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1330/3106 215/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10297123 m, 6384 m/sec, 16259354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1335/3106 216/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10324679 m, 5511 m/sec, 16302889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1340/3106 216/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10354326 m, 5929 m/sec, 16349927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1345/3106 217/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10380828 m, 5300 m/sec, 16391617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1350/3106 217/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10404675 m, 4769 m/sec, 16429600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1355/3106 218/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10430481 m, 5161 m/sec, 16470122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1360/3106 219/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10469494 m, 7802 m/sec, 16531433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1365/3106 219/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10504603 m, 7021 m/sec, 16586743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1370/3106 220/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10531778 m, 5435 m/sec, 16629572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1375/3106 220/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10568113 m, 7267 m/sec, 16686486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1380/3106 221/2000 MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03 10598483 m, 6074 m/sec, 16734363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-01: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-04: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C08-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C08"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S16C08, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352500051"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C08.tgz
mv MultiCrashLeafsetExtension-PT-S16C08 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;