About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S16C07
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 3205543.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352500043.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S16C07, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352500043
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.2M
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.7K Apr 22 14:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Apr 22 14:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 24K Apr 12 06:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Apr 12 06:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Apr 22 14:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 5.7M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717051782908
BK_STOP 1717054988451
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 60
[[35mlola[0m][I] fired transitions : 61
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 3/279 1/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 12930 m, 2586 m/sec, 15271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 8/279 3/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 48985 m, 7211 m/sec, 57891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 13/279 5/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 91983 m, 8599 m/sec, 108774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 18/279 8/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 146553 m, 10914 m/sec, 173497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 23/279 10/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 202693 m, 11228 m/sec, 240032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 28/279 13/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 252345 m, 9930 m/sec, 298766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 33/279 15/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 302211 m, 9973 m/sec, 357717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 38/279 17/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 345513 m, 8660 m/sec, 409028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 43/279 19/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 391787 m, 9254 m/sec, 463811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 48/279 22/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 446931 m, 11028 m/sec, 529191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 53/279 24/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 502885 m, 11190 m/sec, 595516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 58/279 27/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 552889 m, 10000 m/sec, 654641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 63/279 29/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 600678 m, 9557 m/sec, 711142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 68/279 31/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 643377 m, 8539 m/sec, 761733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 73/279 33/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 689124 m, 9149 m/sec, 816040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 78/279 36/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 745333 m, 11241 m/sec, 882677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 83/279 38/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 795414 m, 10016 m/sec, 941892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 88/279 40/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 843648 m, 9646 m/sec, 998924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 93/279 42/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 886084 m, 8487 m/sec, 1049214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 98/279 44/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 931350 m, 9053 m/sec, 1102944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 103/279 47/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 982390 m, 10208 m/sec, 1163276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 108/279 49/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1028954 m, 9312 m/sec, 1218972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 113/279 51/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1067119 m, 7633 m/sec, 1264178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 118/279 53/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1122136 m, 11003 m/sec, 1329333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 123/279 56/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1171227 m, 9818 m/sec, 1387963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 128/279 58/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1215564 m, 8867 m/sec, 1440502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 133/279 60/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1257065 m, 8300 m/sec, 1489614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 138/279 62/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1303463 m, 9279 m/sec, 1544482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 143/279 63/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1341933 m, 7694 m/sec, 1590092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 148/279 65/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1385881 m, 8789 m/sec, 1642000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 153/279 67/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1424532 m, 7730 m/sec, 1687824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 158/279 69/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1464799 m, 8053 m/sec, 1735389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 163/279 70/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1501462 m, 7332 m/sec, 1778752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 168/279 72/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1536239 m, 6955 m/sec, 1819993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 173/279 74/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1571335 m, 7019 m/sec, 1861615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 178/279 75/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1599591 m, 5651 m/sec, 1895155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 183/279 77/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1650127 m, 10107 m/sec, 1954941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 188/279 80/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1704635 m, 10901 m/sec, 2019593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 193/279 82/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1758098 m, 10692 m/sec, 2082974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 198/279 85/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1809706 m, 10321 m/sec, 2144030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 203/279 87/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1857103 m, 9479 m/sec, 2200081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 208/279 89/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1896534 m, 7886 m/sec, 2246831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 213/279 91/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 1946428 m, 9978 m/sec, 2306026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 218/279 94/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2000373 m, 10789 m/sec, 2369979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 223/279 96/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2050952 m, 10115 m/sec, 2429822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 228/279 98/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2097438 m, 9297 m/sec, 2484797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 233/279 100/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2136915 m, 7895 m/sec, 2531602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 238/279 102/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2184014 m, 9419 m/sec, 2587510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 243/279 105/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2234701 m, 10137 m/sec, 2647514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 248/279 107/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2281716 m, 9403 m/sec, 2703698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 253/279 109/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2322942 m, 8245 m/sec, 2752551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 258/279 111/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2376744 m, 10760 m/sec, 2816268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 263/279 114/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2425247 m, 9700 m/sec, 2874297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 268/279 116/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2467394 m, 8429 m/sec, 2924166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 273/279 118/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2509883 m, 8497 m/sec, 2974428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 278/279 120/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 2556271 m, 9277 m/sec, 3029320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15
[[35mlola[0m][I] time limit : 278 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08
[[35mlola[0m][I] time limit : 3068 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/278 3/5 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 59376 m, -499379 m/sec, 70193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12288
[[35mlola[0m][I] fired transitions : 13890
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09
[[35mlola[0m][I] time limit : 382 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05
[[35mlola[0m][I] time limit : 436 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01
[[35mlola[0m][I] time limit : 611 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 829
[[35mlola[0m][I] fired transitions : 925
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13
[[35mlola[0m][I] time limit : 764 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 4/764 3/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 56107 m, 11221 m/sec, 66324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 9/764 6/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 113674 m, 11513 m/sec, 134425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 14/764 9/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 168461 m, 10957 m/sec, 199406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 19/764 11/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 222972 m, 10902 m/sec, 264009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 24/764 14/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 273737 m, 10153 m/sec, 324082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 29/764 16/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 320464 m, 9345 m/sec, 379336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 34/764 17/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 359504 m, 7808 m/sec, 425622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 39/764 20/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 414855 m, 11070 m/sec, 491088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 44/764 23/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 469969 m, 11022 m/sec, 556450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 49/764 26/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 527577 m, 11521 m/sec, 624696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 54/764 28/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 577135 m, 9911 m/sec, 683347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 59/764 30/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 625814 m, 9735 m/sec, 740915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 64/764 32/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 663211 m, 7479 m/sec, 785259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 69/764 35/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 722062 m, 11770 m/sec, 855000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 74/764 37/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 778099 m, 11207 m/sec, 921421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 79/764 40/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 828444 m, 10069 m/sec, 980958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 84/764 42/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 873250 m, 8961 m/sec, 1034001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 89/764 44/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 915729 m, 8495 m/sec, 1084455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 94/764 46/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 968423 m, 10538 m/sec, 1146743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 99/764 48/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1018853 m, 10086 m/sec, 1207032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 104/764 50/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1061156 m, 8460 m/sec, 1257102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 109/764 53/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1111136 m, 9996 m/sec, 1316375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 115/764 55/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1163579 m, 10488 m/sec, 1378608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 120/764 57/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1210370 m, 9358 m/sec, 1434349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 125/764 59/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1252418 m, 8409 m/sec, 1484106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 130/764 62/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1300845 m, 9685 m/sec, 1541375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 135/764 63/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1341132 m, 8057 m/sec, 1589140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 140/764 65/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1385828 m, 8939 m/sec, 1641936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 145/764 67/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1425562 m, 7946 m/sec, 1689047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 150/764 69/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1466045 m, 8096 m/sec, 1736868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 155/764 71/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1504341 m, 7659 m/sec, 1782162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 160/764 72/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1539277 m, 6987 m/sec, 1823590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 165/764 74/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1574459 m, 7036 m/sec, 1865319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 170/764 75/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1602596 m, 5627 m/sec, 1898723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 175/764 78/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1657702 m, 11021 m/sec, 1963914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 180/764 80/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1712736 m, 11006 m/sec, 2029190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 185/764 83/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1769277 m, 11308 m/sec, 2096181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 190/764 85/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1819089 m, 9962 m/sec, 2155157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 195/764 87/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1866491 m, 9480 m/sec, 2211208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 200/764 89/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1903270 m, 7355 m/sec, 2254827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 205/764 92/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 1962173 m, 11780 m/sec, 2324626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 210/764 94/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2017289 m, 11023 m/sec, 2389956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 215/764 97/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2066844 m, 9911 m/sec, 2448566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 220/764 99/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2113518 m, 9334 m/sec, 2503812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 225/764 101/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2153150 m, 7926 m/sec, 2550770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 230/764 103/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2208124 m, 10994 m/sec, 2615915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 235/764 106/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2257650 m, 9905 m/sec, 2675141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 240/764 108/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2300835 m, 8637 m/sec, 2726260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 245/764 110/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2348943 m, 9621 m/sec, 2783338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 250/764 112/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2401606 m, 10532 m/sec, 2845653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 255/764 115/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2448873 m, 9453 m/sec, 2902161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 260/764 117/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2488483 m, 7922 m/sec, 2949015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 265/764 119/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2535991 m, 9501 m/sec, 3005190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 270/764 121/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2578233 m, 8448 m/sec, 3055275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 275/764 122/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2618342 m, 8021 m/sec, 3102644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 280/764 124/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2660999 m, 8531 m/sec, 3153228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 285/764 126/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2700533 m, 7906 m/sec, 3199964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 290/764 128/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2737158 m, 7325 m/sec, 3243259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 295/764 129/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2775649 m, 7698 m/sec, 3288894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 300/764 131/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2808249 m, 6520 m/sec, 3327566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 305/764 132/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2838389 m, 6028 m/sec, 3363333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 310/764 134/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2883584 m, 9039 m/sec, 3416991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 315/764 137/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2938962 m, 11075 m/sec, 3482656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 320/764 139/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 2989777 m, 10163 m/sec, 3542738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 325/764 142/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3037660 m, 9576 m/sec, 3599352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 330/764 143/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3078709 m, 8209 m/sec, 3648010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 335/764 146/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3125355 m, 9329 m/sec, 3703370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 340/764 148/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3176830 m, 10295 m/sec, 3764278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 345/764 150/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3223505 m, 9335 m/sec, 3820092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 350/764 152/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3263068 m, 7912 m/sec, 3866933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 355/764 155/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3318860 m, 11158 m/sec, 3933055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 360/764 157/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3368187 m, 9865 m/sec, 3992067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 365/764 159/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3412531 m, 8868 m/sec, 4044544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 370/764 161/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3455079 m, 8509 m/sec, 4094882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 375/764 163/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3502407 m, 9465 m/sec, 4150866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 380/764 165/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3537630 m, 7044 m/sec, 4192627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 385/764 167/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3585242 m, 9522 m/sec, 4248895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 390/764 169/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3621030 m, 7157 m/sec, 4291346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 395/764 170/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3664758 m, 8745 m/sec, 4342964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 400/764 172/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3701417 m, 7331 m/sec, 4386358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 405/764 174/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3736339 m, 6984 m/sec, 4427772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 410/764 175/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3769157 m, 6563 m/sec, 4466711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 415/764 176/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3796482 m, 5465 m/sec, 4499148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 420/764 179/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3852125 m, 11128 m/sec, 4565070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 425/764 181/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3900957 m, 9766 m/sec, 4623451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 430/764 183/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3945603 m, 8929 m/sec, 4676309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 435/764 185/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 3992129 m, 9305 m/sec, 4731509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 440/764 188/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4045023 m, 10578 m/sec, 4794062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 445/764 190/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4091917 m, 9378 m/sec, 4850144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 450/764 192/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4130074 m, 7631 m/sec, 4895337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 455/764 194/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4180303 m, 10045 m/sec, 4954664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 460/764 196/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4223738 m, 8687 m/sec, 5006121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 465/764 198/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4263601 m, 7972 m/sec, 5053224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 470/764 200/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4306698 m, 8619 m/sec, 5104270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 475/764 202/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4344935 m, 7647 m/sec, 5149499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 480/764 203/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4384251 m, 7863 m/sec, 5195946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 485/764 205/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4421366 m, 7423 m/sec, 5239927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 490/764 206/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4455077 m, 6742 m/sec, 5279916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 495/764 208/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4485653 m, 6115 m/sec, 5316199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 500/764 209/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4522544 m, 7378 m/sec, 5359882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 505/764 212/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4570267 m, 9544 m/sec, 5416992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 510/764 214/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4614352 m, 8817 m/sec, 5469146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 515/764 216/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4657645 m, 8658 m/sec, 5520553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 520/764 218/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4702362 m, 8943 m/sec, 5573328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 525/764 220/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4742760 m, 8079 m/sec, 5621154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 530/764 221/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4780162 m, 7480 m/sec, 5665617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 535/764 223/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4818012 m, 7570 m/sec, 5711752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 540/764 225/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4856093 m, 7616 m/sec, 5756800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 545/764 227/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4891866 m, 7154 m/sec, 5799167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 550/764 228/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4921440 m, 5914 m/sec, 5834228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 555/764 230/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 4967842 m, 9280 m/sec, 5889111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 560/764 233/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5014981 m, 9427 m/sec, 5945502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 565/764 234/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5054842 m, 7972 m/sec, 5992697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 570/764 237/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5103407 m, 9713 m/sec, 6050201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 575/764 239/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5143548 m, 8028 m/sec, 6097665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 580/764 241/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5188157 m, 8921 m/sec, 6150535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 585/764 242/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5226193 m, 7607 m/sec, 6196455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 590/764 244/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5265050 m, 7771 m/sec, 6242981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 595/764 246/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5301208 m, 7231 m/sec, 6285784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 600/764 247/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5332464 m, 6251 m/sec, 6322834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 605/764 249/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5365597 m, 6626 m/sec, 6362003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 610/764 251/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5410978 m, 9076 m/sec, 6415706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 615/764 252/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5448353 m, 7475 m/sec, 6459957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 620/764 254/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5490185 m, 8366 m/sec, 6509361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 625/764 256/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5526576 m, 7278 m/sec, 6552465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 630/764 257/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5561515 m, 6987 m/sec, 6593912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 635/764 259/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5592162 m, 6129 m/sec, 6630283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 640/764 260/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5623369 m, 6241 m/sec, 6667198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 645/764 262/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5665790 m, 8484 m/sec, 6717203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 650/764 264/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5702573 m, 7356 m/sec, 6760764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 655/764 265/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5737310 m, 6947 m/sec, 6801978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 660/764 267/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5768265 m, 6191 m/sec, 6838714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 665/764 268/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5798875 m, 6122 m/sec, 6874972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 670/764 269/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5833841 m, 6993 m/sec, 6916262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 675/764 271/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5869665 m, 7164 m/sec, 6958617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 680/764 272/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5898742 m, 5815 m/sec, 6993013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 685/764 273/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5931200 m, 6491 m/sec, 7031503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 690/764 275/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5961018 m, 5963 m/sec, 7066889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 695/764 276/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 5989757 m, 5747 m/sec, 7101007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 700/764 277/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6016291 m, 5306 m/sec, 7132515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 705/764 278/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6042391 m, 5220 m/sec, 7163509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 710/764 279/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6066694 m, 4860 m/sec, 7192386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 715/764 282/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6120589 m, 10779 m/sec, 7256236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 720/764 285/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6172931 m, 10468 m/sec, 7318248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 725/764 287/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6227697 m, 10953 m/sec, 7383142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 730/764 289/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6276890 m, 9838 m/sec, 7441474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 735/764 292/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6323275 m, 9277 m/sec, 7496491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 740/764 293/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6362939 m, 7932 m/sec, 7543547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 745/764 296/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6419344 m, 11281 m/sec, 7610367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 750/764 298/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6469277 m, 9986 m/sec, 7669571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 755/764 301/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6519611 m, 10066 m/sec, 7729248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 760/764 303/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 6562713 m, 8620 m/sec, 7780396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10
[[35mlola[0m][I] time limit : 764 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13
[[35mlola[0m][I] time limit : 2292 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/764 3/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 59383 m, 11876 m/sec, 70201 t fired, .
[[35mlola[0m][.] 40 LTL EXCL 5/2292 3/5 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 59494 m, -1300643 m/sec, 70334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/764 6/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 115689 m, 11261 m/sec, 136814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/764 9/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 169429 m, 10748 m/sec, 200552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/764 11/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 225766 m, 11267 m/sec, 267305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/764 14/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 275854 m, 10017 m/sec, 326588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/764 16/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 321354 m, 9100 m/sec, 380394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/764 17/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 359983 m, 7725 m/sec, 426188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/764 20/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 414245 m, 10852 m/sec, 490364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/764 23/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 466728 m, 10496 m/sec, 552610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/764 25/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 523116 m, 11277 m/sec, 619420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/764 28/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 573859 m, 10148 m/sec, 679471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/764 30/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 619042 m, 9036 m/sec, 732895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/764 31/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 657765 m, 7744 m/sec, 778797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/764 34/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 710420 m, 10531 m/sec, 841247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/764 37/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 766242 m, 11164 m/sec, 907382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/764 39/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 815880 m, 9927 m/sec, 966135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/764 41/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 861799 m, 9183 m/sec, 1020426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/764 43/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 898880 m, 7416 m/sec, 1064391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/764 45/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 951933 m, 10610 m/sec, 1127243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/764 48/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1001629 m, 9939 m/sec, 1186487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/764 50/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1046727 m, 9019 m/sec, 1240013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/764 52/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1090357 m, 8726 m/sec, 1291794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 115/764 54/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1142115 m, 10351 m/sec, 1352948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 120/764 57/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1190767 m, 9730 m/sec, 1411154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 125/764 58/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1230681 m, 7982 m/sec, 1458414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 130/764 61/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1277688 m, 9401 m/sec, 1513978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 135/764 62/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1320635 m, 8589 m/sec, 1564833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 140/764 64/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1359996 m, 7872 m/sec, 1611388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 145/764 66/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1403948 m, 8790 m/sec, 1663419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 150/764 68/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1440796 m, 7369 m/sec, 1707052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 155/764 70/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1481848 m, 8210 m/sec, 1755543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 160/764 71/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1518312 m, 7292 m/sec, 1798727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 165/764 73/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1552987 m, 6935 m/sec, 1839847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 170/764 74/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1583435 m, 6089 m/sec, 1875974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 175/764 76/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1617408 m, 6794 m/sec, 1916264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 180/764 78/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1673215 m, 11161 m/sec, 1982273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 185/764 81/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1730558 m, 11468 m/sec, 2050360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 190/764 84/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1783868 m, 10662 m/sec, 2113462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 195/764 86/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1833038 m, 9834 m/sec, 2171611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 200/764 88/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1876578 m, 8708 m/sec, 2223163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 205/764 90/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1918700 m, 8424 m/sec, 2273067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 210/764 92/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 1975988 m, 11457 m/sec, 2341140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 215/764 95/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2028158 m, 10434 m/sec, 2402861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 220/764 97/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2077786 m, 9925 m/sec, 2461529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 225/764 99/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2121362 m, 8715 m/sec, 2513157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 230/764 101/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2163795 m, 8486 m/sec, 2563565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 235/764 104/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2215287 m, 10298 m/sec, 2624447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 240/764 106/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2264380 m, 9818 m/sec, 2683181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 245/764 108/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2304953 m, 8114 m/sec, 2731222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 250/764 110/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2354275 m, 9864 m/sec, 2789744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 255/764 113/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2405513 m, 10247 m/sec, 2850527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 260/764 115/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2450534 m, 9004 m/sec, 2904205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 265/764 117/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2491128 m, 8118 m/sec, 2952234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 270/764 119/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2538630 m, 9500 m/sec, 3008414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 275/764 121/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2579396 m, 8153 m/sec, 3056749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 280/764 123/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2620357 m, 8192 m/sec, 3105137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 285/764 124/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2662348 m, 8398 m/sec, 3154930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 290/764 126/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2701599 m, 7850 m/sec, 3201325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 295/764 128/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2737319 m, 7144 m/sec, 3243554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 300/764 129/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2775596 m, 7655 m/sec, 3288940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 305/764 131/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2807929 m, 6466 m/sec, 3327293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 310/764 132/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2837895 m, 5993 m/sec, 3362858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 315/764 134/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2883391 m, 9099 m/sec, 3416874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 320/764 137/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2938814 m, 11084 m/sec, 3482588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 325/764 139/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 2990382 m, 10313 m/sec, 3543563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 330/764 142/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3037926 m, 9508 m/sec, 3599778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 335/764 143/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3078520 m, 8118 m/sec, 3647892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 340/764 146/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3125574 m, 9410 m/sec, 3703739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 345/764 148/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3177008 m, 10286 m/sec, 3764600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 350/764 150/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3223592 m, 9316 m/sec, 3820303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 355/764 152/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3261832 m, 7648 m/sec, 3865579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 360/764 155/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3317229 m, 11079 m/sec, 3931237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 365/764 157/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3365207 m, 9595 m/sec, 3988649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 370/764 159/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3409490 m, 8856 m/sec, 4041054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 375/764 161/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3452057 m, 8513 m/sec, 4091429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 380/764 163/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3498628 m, 9314 m/sec, 4146500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 385/764 165/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3535247 m, 7323 m/sec, 4189925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 390/764 167/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3581183 m, 9187 m/sec, 4244192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 395/764 169/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3618729 m, 7509 m/sec, 4288721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 400/764 170/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3661738 m, 8601 m/sec, 4339497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 405/764 172/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3697408 m, 7134 m/sec, 4381714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 410/764 173/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3733284 m, 7175 m/sec, 4424261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 415/764 175/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3765929 m, 6529 m/sec, 4462991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 420/764 176/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3792979 m, 5410 m/sec, 4495101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 425/764 179/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3845700 m, 10544 m/sec, 4557602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 430/764 181/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3896076 m, 10075 m/sec, 4617645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 435/764 183/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3941243 m, 9033 m/sec, 4671282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 440/764 185/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 3984984 m, 8748 m/sec, 4723200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 445/764 188/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4037202 m, 10443 m/sec, 4784945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 450/764 190/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4086130 m, 9785 m/sec, 4843476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 455/764 192/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4126201 m, 8014 m/sec, 4890927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 460/764 194/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4173776 m, 9515 m/sec, 4947159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 465/764 196/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4217363 m, 8717 m/sec, 4998778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 470/764 198/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4256667 m, 7860 m/sec, 5045267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 475/764 200/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4300103 m, 8687 m/sec, 5096691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 480/764 201/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4338835 m, 7746 m/sec, 5142543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 485/764 203/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4379095 m, 8052 m/sec, 5190101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 490/764 205/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4416540 m, 7489 m/sec, 5234471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 495/764 206/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4450694 m, 6830 m/sec, 5274981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 500/764 207/2000 MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10 4481723 m, 6205 m/sec, 5311802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-15: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C07-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C07"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S16C07, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352500043"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C07.tgz
mv MultiCrashLeafsetExtension-PT-S16C07 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;