About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S16C04
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
3933.500 | 347147.00 | 380411.00 | 749.90 | FFFFTTFFFFTFTFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352500019.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S16C04, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352500019
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.5M
-rw-r--r-- 1 mcc users 8.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.7K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 05:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 12 05:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 21K Apr 12 05:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Apr 12 05:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 4.1M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717048383831
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 347 secs. Pages in use: 69
BK_STOP 1717048730978
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 3 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 3 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 40 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 40 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03
[[35mlola[0m][I] time limit : 470 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13
[[35mlola[0m][I] time limit : 658 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14
[[35mlola[0m][I] time limit : 822 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/822 9/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 164034 m, 32806 m/sec, 186499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 10/822 19/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 345487 m, 36290 m/sec, 392715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 15/822 27/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 523903 m, 35683 m/sec, 595488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 20/822 36/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 701821 m, 35583 m/sec, 797766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 25/822 46/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 879937 m, 35623 m/sec, 1000328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 30/822 54/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 1055090 m, 35030 m/sec, 1199425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-05: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 35/822 63/2000 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14 1228822 m, 34746 m/sec, 1397068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1344350
[[35mlola[0m][I] fired transitions : 1528494
[[35mlola[0m][I] time used : 38
[[35mlola[0m][I] memory pages used : 69
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11
[[35mlola[0m][I] time limit : 1084 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04
[[35mlola[0m][I] time limit : 1626 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02
[[35mlola[0m][I] time limit : 3253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C04-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 41
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C04"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S16C04, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352500019"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C04.tgz
mv MultiCrashLeafsetExtension-PT-S16C04 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;