MCC'2024- Execution of r247-tall-171654352400012

About the Execution of LoLA for MultiCrashLeafsetExtension-PT-S16C03

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3554.176	297762.00	332733.00	583.80	FTTFTTFTFFTTFFFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654352400012.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MultiCrashLeafsetExtension-PT-S16C03, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654352400012
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 7.0K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Apr 22 14:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 07:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 75K Apr 12 07:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Apr 12 07:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 12 07:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.5M May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717047794927

FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 298 secs. Pages in use: 21

BK_STOP 1717048092689

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 28 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 28 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 48 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 48 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 48 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 65 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 1/253 1/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01 23561 m, 4712 m/sec, 27980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 6/253 3/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01 79451 m, 11178 m/sec, 94363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 11/253 6/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01 151902 m, 14490 m/sec, 180501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 192630
[[35mlola[0m][I] fired transitions : 228971
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13
[[35mlola[0m][I] time limit : 294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10
[[35mlola[0m][I] time limit : 321 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 2/321 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10 88250 m, 17650 m/sec, 100163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 268068
[[35mlola[0m][I] fired transitions : 304409
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09
[[35mlola[0m][I] time limit : 353 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07
[[35mlola[0m][I] time limit : 392 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 1/392 1/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 25014 m, 5002 m/sec, 42538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 6/392 2/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 113475 m, 17692 m/sec, 339370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 11/392 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 203708 m, 18046 m/sec, 634266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 16/392 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 283581 m, 15974 m/sec, 927387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 21/392 6/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 381443 m, 19572 m/sec, 1215259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 26/392 6/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 450854 m, 13882 m/sec, 1510263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 31/392 8/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 547247 m, 19278 m/sec, 1800679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 36/392 8/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 616032 m, 13757 m/sec, 2093390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 41/392 10/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 709705 m, 18734 m/sec, 2380182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 46/392 11/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 801619 m, 18382 m/sec, 2667336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 51/392 12/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 870032 m, 13682 m/sec, 2958554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 56/392 13/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 960497 m, 18093 m/sec, 3246839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 61/392 14/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1048495 m, 17599 m/sec, 3533324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 66/392 15/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1133436 m, 16988 m/sec, 3814682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 71/392 16/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1216187 m, 16550 m/sec, 4094683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 76/392 17/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1297102 m, 16183 m/sec, 4374772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 81/392 18/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1377053 m, 15990 m/sec, 4657995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 86/392 19/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1453564 m, 15302 m/sec, 4942656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 91/392 20/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07 1536010 m, 16489 m/sec, 5220815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1607690
[[35mlola[0m][I] fired transitions : 5473421
[[35mlola[0m][I] time used : 96
[[35mlola[0m][I] memory pages used : 21
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06
[[35mlola[0m][I] time limit : 429 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05
[[35mlola[0m][I] time limit : 491 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 0/491 2/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05 20998 m, 4199 m/sec, 23830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/491 11/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05 239923 m, 43785 m/sec, 272399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 268068
[[35mlola[0m][I] fired transitions : 304381
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 15 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05
[[35mlola[0m][I] time limit : 571 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 17
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03
[[35mlola[0m][I] time limit : 686 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02
[[35mlola[0m][I] time limit : 857 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 4/857 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 170543 m, 34108 m/sec, 226956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 9/857 6/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 358515 m, 37594 m/sec, 486051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 14/857 9/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 549247 m, 38146 m/sec, 744092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 19/857 11/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 736467 m, 37444 m/sec, 1001154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 24/857 14/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 925104 m, 37727 m/sec, 1256748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 29/857 16/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 1109569 m, 36893 m/sec, 1510909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 34/857 19/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02 1296897 m, 37465 m/sec, 1765813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1339185
[[35mlola[0m][I] fired transitions : 1824115
[[35mlola[0m][I] time used : 35
[[35mlola[0m][I] memory pages used : 19
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00
[[35mlola[0m][I] time limit : 1132 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11
[[35mlola[0m][I] time limit : 1698 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 4/1698 2/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 63337 m, 12667 m/sec, 103530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 9/1698 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 141774 m, 15687 m/sec, 248123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 14/1698 5/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 219139 m, 15473 m/sec, 384965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 19/1698 7/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 294554 m, 15083 m/sec, 519011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 24/1698 8/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11 362523 m, 13593 m/sec, 645825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 385888
[[35mlola[0m][I] fired transitions : 687858
[[35mlola[0m][I] time used : 26
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 3/3370 1/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 45127 m, 9025 m/sec, 83115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 8/3370 2/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 123021 m, 15578 m/sec, 245135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 13/3370 3/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 196415 m, 14678 m/sec, 419534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 18/3370 4/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 273769 m, 15470 m/sec, 581441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 23/3370 5/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 349268 m, 15099 m/sec, 740722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 28/3370 6/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 424328 m, 15012 m/sec, 900244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 33/3370 7/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 497378 m, 14610 m/sec, 1056334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 38/3370 8/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 570975 m, 14719 m/sec, 1214889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 43/3370 8/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 644531 m, 14711 m/sec, 1374806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 48/3370 9/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 715964 m, 14286 m/sec, 1526831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 53/3370 10/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 784118 m, 13630 m/sec, 1670327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 58/3370 11/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 854341 m, 14044 m/sec, 1820879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-05: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMultiCrashLeafsetExtension-PT-S16C03-LTLFireability-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 63/3370 12/2000 MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04 916443 m, 12420 m/sec, 1956191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C03-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 965768
[[35mlola[0m][I] fired transitions : 2064619
[[35mlola[0m][I] time used : 68
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C03"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MultiCrashLeafsetExtension-PT-S16C03, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654352400012"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C03.tgz
mv MultiCrashLeafsetExtension-PT-S16C03 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;