Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r245-tall-171654349800370.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is NQueens-PT-15, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r245-tall-171654349800370
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 660K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Apr 12 03:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Apr 12 03:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 12 03:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 12 03:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 203K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-00
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-01
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-02
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-03
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-04
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-05
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-06
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-07
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-08
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-09
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-10
FORMULA_NAME NQueens-PT-15-CTLFireability-2024-11
FORMULA_NAME NQueens-PT-15-CTLFireability-2023-12
FORMULA_NAME NQueens-PT-15-CTLFireability-2023-13
FORMULA_NAME NQueens-PT-15-CTLFireability-2023-14
FORMULA_NAME NQueens-PT-15-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1716656360188

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NQueens-PT-15
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-25 16:59:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-25 16:59:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-25 16:59:21] [INFO ] Load time of PNML (sax parser for PT used): 91 ms
[2024-05-25 16:59:21] [INFO ] Transformed 315 places.
[2024-05-25 16:59:21] [INFO ] Transformed 225 transitions.
[2024-05-25 16:59:21] [INFO ] Found NUPN structural information;
[2024-05-25 16:59:21] [INFO ] Parsed PT model containing 315 places and 225 transitions and 1125 arcs in 196 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Reduce places removed 2 places and 0 transitions.
Support contains 81 out of 313 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 313/313 places, 225/225 transitions.
Reduce places removed 225 places and 0 transitions.
Iterating post reduction 0 with 225 rules applied. Total rules applied 225 place count 88 transition count 225
Applied a total of 225 rules in 19 ms. Remains 88 /313 variables (removed 225) and now considering 225/225 (removed 0) transitions.
// Phase 1: matrix 225 rows 88 cols
[2024-05-25 16:59:21] [INFO ] Computed 7 invariants in 53 ms
[2024-05-25 16:59:22] [INFO ] Implicit Places using invariants in 271 ms returned []
[2024-05-25 16:59:22] [INFO ] Invariant cache hit.
[2024-05-25 16:59:31] [INFO ] Implicit Places using invariants and state equation in 9621 ms returned [59, 87]
Discarding 2 places :
Implicit Place search using SMT with State Equation took 9933 ms to find 2 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 86/313 places, 225/225 transitions.
Applied a total of 0 rules in 3 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 9971 ms. Remains : 86/313 places, 225/225 transitions.
Support contains 81 out of 86 places after structural reductions.
[2024-05-25 16:59:31] [INFO ] Flatten gal took : 62 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 26 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Support contains 80 out of 86 places (down from 81) after GAL structural reductions.
Reduction of identical properties reduced properties to check from 73 to 71
RANDOM walk for 767 steps (55 resets) in 99 ms. (7 steps per ms) remains 0/71 properties
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 24 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 25 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Computed a total of 86 stabilizing places and 225 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 86 transition count 225
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 8 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 16 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 43 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 3 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 15 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 14 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 3 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 6 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 13 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 1 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 2 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 13 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 5 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 13 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 4 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 2 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 26 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 3 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:32] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:32] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 4 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 4 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 18 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 4 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 1 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 1 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 18 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in LTL mode, iteration 0 : 86/86 places, 225/225 transitions.
Applied a total of 0 rules in 1 ms. Remains 86 /86 variables (removed 0) and now considering 225/225 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 86/86 places, 225/225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 10 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:33] [INFO ] Input system was already deterministic with 225 transitions.
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 11 ms
[2024-05-25 16:59:33] [INFO ] Flatten gal took : 12 ms
[2024-05-25 16:59:33] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 9 ms.
[2024-05-25 16:59:33] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 86 places, 225 transitions and 898 arcs took 3 ms.
Total runtime 11949 ms.
There are residual formulas that ITS could not solve within timeout
----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2023
----------------------------------------------------------------------

Running NQueens-PT-15

IS_COLORED=
IS_NUPN=

LOADING PETRI NET FILE /home/mcc/execution/403/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 86
TRANSITIONS: 225
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.005s, Sys 0.000s]


SAVING FILE /home/mcc/execution/403/model (.net / .def) ...
EXPORT TIME: [User 0.000s, Sys 0.000s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2022, University of Torino, Italy.
website: https://github.com/greatspn/SOURCES

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 524
MODEL NAME: /home/mcc/execution/403/model
86 places, 225 transitions.

Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NQueens-PT-15"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is NQueens-PT-15, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r245-tall-171654349800370"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NQueens-PT-15.tgz
mv NQueens-PT-15 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;