About the Execution of LoLA for Medical-PT-06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.607 | 374822.00 | 372050.00 | 1445.50 | F?FTFFFFFTFTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614300532.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Medical-PT-06, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614300532
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.6M
-rw-r--r-- 1 mcc users 8.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:23 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 15:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 13 15:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Apr 13 14:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 13 14:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Medical-PT-06-LTLFireability-00
FORMULA_NAME Medical-PT-06-LTLFireability-01
FORMULA_NAME Medical-PT-06-LTLFireability-02
FORMULA_NAME Medical-PT-06-LTLFireability-03
FORMULA_NAME Medical-PT-06-LTLFireability-04
FORMULA_NAME Medical-PT-06-LTLFireability-05
FORMULA_NAME Medical-PT-06-LTLFireability-06
FORMULA_NAME Medical-PT-06-LTLFireability-07
FORMULA_NAME Medical-PT-06-LTLFireability-08
FORMULA_NAME Medical-PT-06-LTLFireability-09
FORMULA_NAME Medical-PT-06-LTLFireability-10
FORMULA_NAME Medical-PT-06-LTLFireability-11
FORMULA_NAME Medical-PT-06-LTLFireability-12
FORMULA_NAME Medical-PT-06-LTLFireability-13
FORMULA_NAME Medical-PT-06-LTLFireability-14
FORMULA_NAME Medical-PT-06-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717076824188
FORMULA Medical-PT-06-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Medical-PT-06-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717077199010
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 5204 transitions removed,242 places removed
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Medical-PT-06-LTLFireability-05
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 Medical-PT-06-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 Medical-PT-06-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 Medical-PT-06-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 Medical-PT-06-LTLFireability-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 Medical-PT-06-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for Medical-PT-06-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for Medical-PT-06-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 Medical-PT-06-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 Medical-PT-06-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 Medical-PT-06-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for Medical-PT-06-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 Medical-PT-06-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for Medical-PT-06-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for Medical-PT-06-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for Medical-PT-06-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for Medical-PT-06-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for Medical-PT-06-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for Medical-PT-06-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for Medical-PT-06-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Medical-PT-06-LTLFireability-14
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Medical-PT-06-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Medical-PT-06-LTLFireability-13
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Medical-PT-06-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 Medical-PT-06-LTLFireability-09
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 0 Medical-PT-06-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for Medical-PT-06-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Medical-PT-06-LTLFireability-04
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for Medical-PT-06-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 0 Medical-PT-06-LTLFireability-00
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for Medical-PT-06-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 52 (type EQUN) for Medical-PT-06-LTLFireability-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Medical-PT-06-LTLFireability-01
[[35mlola[0m][I] time limit : 3599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for Medical-PT-06-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/3599 7/2000 Medical-PT-06-LTLFireability-01 981817 m, 196363 m/sec, 1178137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 9/3599 17/2000 Medical-PT-06-LTLFireability-01 2334501 m, 270536 m/sec, 2801358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 14/3599 27/2000 Medical-PT-06-LTLFireability-01 3677700 m, 268639 m/sec, 4413197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 19/3599 36/2000 Medical-PT-06-LTLFireability-01 5015060 m, 267472 m/sec, 6018030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 24/3599 46/2000 Medical-PT-06-LTLFireability-01 6352512 m, 267490 m/sec, 7622971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 29/3599 55/2000 Medical-PT-06-LTLFireability-01 7675570 m, 264611 m/sec, 9210642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 34/3599 64/2000 Medical-PT-06-LTLFireability-01 9004881 m, 265862 m/sec, 10805814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 39/3599 74/2000 Medical-PT-06-LTLFireability-01 10335381 m, 266100 m/sec, 12402414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 44/3599 83/2000 Medical-PT-06-LTLFireability-01 11668071 m, 266538 m/sec, 14001642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/3599 93/2000 Medical-PT-06-LTLFireability-01 12994221 m, 265230 m/sec, 15593022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 54/3599 102/2000 Medical-PT-06-LTLFireability-01 14322329 m, 265621 m/sec, 17186751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 59/3599 112/2000 Medical-PT-06-LTLFireability-01 15646717 m, 264877 m/sec, 18776018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 64/3599 121/2000 Medical-PT-06-LTLFireability-01 16974387 m, 265534 m/sec, 20369221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 69/3599 130/2000 Medical-PT-06-LTLFireability-01 18292816 m, 263685 m/sec, 21951336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 74/3599 140/2000 Medical-PT-06-LTLFireability-01 19613720 m, 264180 m/sec, 23536421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 79/3599 149/2000 Medical-PT-06-LTLFireability-01 20928059 m, 262867 m/sec, 25113628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 84/3599 158/2000 Medical-PT-06-LTLFireability-01 22252652 m, 264918 m/sec, 26703140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 89/3599 168/2000 Medical-PT-06-LTLFireability-01 23566569 m, 262783 m/sec, 28279839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 94/3599 177/2000 Medical-PT-06-LTLFireability-01 24888997 m, 264485 m/sec, 29866754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 99/3599 186/2000 Medical-PT-06-LTLFireability-01 26205532 m, 263307 m/sec, 31446595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 104/3599 196/2000 Medical-PT-06-LTLFireability-01 27524912 m, 263876 m/sec, 33029851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 109/3599 205/2000 Medical-PT-06-LTLFireability-01 28838331 m, 262683 m/sec, 34605954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 114/3599 214/2000 Medical-PT-06-LTLFireability-01 30152849 m, 262903 m/sec, 36183376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 119/3599 224/2000 Medical-PT-06-LTLFireability-01 31465192 m, 262468 m/sec, 37758187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 124/3599 233/2000 Medical-PT-06-LTLFireability-01 32788156 m, 264592 m/sec, 39345744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 129/3599 242/2000 Medical-PT-06-LTLFireability-01 34101515 m, 262671 m/sec, 40921775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 134/3599 252/2000 Medical-PT-06-LTLFireability-01 35411973 m, 262091 m/sec, 42494324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 139/3599 261/2000 Medical-PT-06-LTLFireability-01 36724976 m, 262600 m/sec, 44069929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 144/3599 270/2000 Medical-PT-06-LTLFireability-01 38039725 m, 262949 m/sec, 45647626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 149/3599 280/2000 Medical-PT-06-LTLFireability-01 39348021 m, 261659 m/sec, 47217582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 154/3599 289/2000 Medical-PT-06-LTLFireability-01 40659820 m, 262359 m/sec, 48791741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 159/3599 298/2000 Medical-PT-06-LTLFireability-01 41966661 m, 261368 m/sec, 50359951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 164/3599 308/2000 Medical-PT-06-LTLFireability-01 43285351 m, 263738 m/sec, 51942378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 169/3599 317/2000 Medical-PT-06-LTLFireability-01 44594970 m, 261923 m/sec, 53513921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 174/3599 326/2000 Medical-PT-06-LTLFireability-01 45909114 m, 262828 m/sec, 55090894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 179/3599 336/2000 Medical-PT-06-LTLFireability-01 47217956 m, 261768 m/sec, 56661504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 184/3599 345/2000 Medical-PT-06-LTLFireability-01 48532125 m, 262833 m/sec, 58238507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 189/3599 354/2000 Medical-PT-06-LTLFireability-01 49836991 m, 260973 m/sec, 59804346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 194/3599 363/2000 Medical-PT-06-LTLFireability-01 51145039 m, 261609 m/sec, 61374003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 199/3599 373/2000 Medical-PT-06-LTLFireability-01 52453901 m, 261772 m/sec, 62944638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 204/3599 382/2000 Medical-PT-06-LTLFireability-01 53766087 m, 262437 m/sec, 64519261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 209/3599 391/2000 Medical-PT-06-LTLFireability-01 55071542 m, 261091 m/sec, 66085807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 214/3599 401/2000 Medical-PT-06-LTLFireability-01 56375194 m, 260730 m/sec, 67650189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 219/3599 410/2000 Medical-PT-06-LTLFireability-01 57675382 m, 260037 m/sec, 69210415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 224/3599 419/2000 Medical-PT-06-LTLFireability-01 58982390 m, 261401 m/sec, 70778825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 229/3599 428/2000 Medical-PT-06-LTLFireability-01 60283394 m, 260200 m/sec, 72340029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 234/3599 437/2000 Medical-PT-06-LTLFireability-01 61580350 m, 259391 m/sec, 73896378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 239/3599 447/2000 Medical-PT-06-LTLFireability-01 62877512 m, 259432 m/sec, 75452971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 244/3599 456/2000 Medical-PT-06-LTLFireability-01 64186086 m, 261714 m/sec, 77023260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 249/3599 465/2000 Medical-PT-06-LTLFireability-01 65489943 m, 260771 m/sec, 78587888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 254/3599 474/2000 Medical-PT-06-LTLFireability-01 66791449 m, 260301 m/sec, 80149695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 259/3599 484/2000 Medical-PT-06-LTLFireability-01 68091616 m, 260033 m/sec, 81709897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 264/3599 493/2000 Medical-PT-06-LTLFireability-01 69394334 m, 260543 m/sec, 83273157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 269/3599 502/2000 Medical-PT-06-LTLFireability-01 70689076 m, 258948 m/sec, 84826849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 274/3599 511/2000 Medical-PT-06-LTLFireability-01 71986613 m, 259507 m/sec, 86383893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 279/3599 520/2000 Medical-PT-06-LTLFireability-01 73283976 m, 259472 m/sec, 87940728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 284/3599 530/2000 Medical-PT-06-LTLFireability-01 74588046 m, 260814 m/sec, 89505612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 289/3599 539/2000 Medical-PT-06-LTLFireability-01 75890477 m, 260486 m/sec, 91068529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 294/3599 548/2000 Medical-PT-06-LTLFireability-01 77191107 m, 260126 m/sec, 92629286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 299/3599 557/2000 Medical-PT-06-LTLFireability-01 78489005 m, 259579 m/sec, 94186762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 304/3599 567/2000 Medical-PT-06-LTLFireability-01 79784767 m, 259152 m/sec, 95741677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 309/3599 576/2000 Medical-PT-06-LTLFireability-01 81076102 m, 258267 m/sec, 97291279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 314/3599 585/2000 Medical-PT-06-LTLFireability-01 82369790 m, 258737 m/sec, 98843706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 319/3599 594/2000 Medical-PT-06-LTLFireability-01 83666058 m, 259253 m/sec, 100399227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 324/3599 603/2000 Medical-PT-06-LTLFireability-01 84973122 m, 261412 m/sec, 101967703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 329/3599 613/2000 Medical-PT-06-LTLFireability-01 86281160 m, 261607 m/sec, 103537350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 334/3599 622/2000 Medical-PT-06-LTLFireability-01 87586214 m, 261010 m/sec, 105103414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 339/3599 631/2000 Medical-PT-06-LTLFireability-01 88898192 m, 262395 m/sec, 106677788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 344/3599 641/2000 Medical-PT-06-LTLFireability-01 90201620 m, 260685 m/sec, 108241902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 349/3599 650/2000 Medical-PT-06-LTLFireability-01 91497492 m, 259174 m/sec, 109796948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 354/3599 659/2000 Medical-PT-06-LTLFireability-01 92799230 m, 260347 m/sec, 111359033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 360/3599 666/2000 Medical-PT-06-LTLFireability-01 93791782 m, 198510 m/sec, 112550095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-09: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMedical-PT-06-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMedical-PT-06-LTLFireability-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Medical-PT-06-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 372/3599 667/2000 Medical-PT-06-LTLFireability-01 93873228 m, 16289 m/sec, 112647830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Medical-PT-06"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Medical-PT-06, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614300532"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Medical-PT-06.tgz
mv Medical-PT-06 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;