About the Execution of LoLA for MAPKbis-PT-5320
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 949.203 | 160665.00 | 162373.00 | 442.00 | FTFTFTFFTTTFFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614300506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPKbis-PT-5320, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614300506
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 744K
-rw-r--r-- 1 mcc users 9.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 22 14:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Apr 11 18:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 167K Apr 11 18:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 11 17:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Apr 11 17:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 170K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-00
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-01
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-02
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-03
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-04
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-05
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-06
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-07
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-08
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-09
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-10
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2024-11
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2023-12
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2023-13
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2023-14
FORMULA_NAME MAPKbis-PT-5320-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717076003140
FORMULA MAPKbis-PT-5320-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5320-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-01: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-04: CONJ false state space /EFEG[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mMAPKbis-PT-5320-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 160 secs. Pages in use: 33
BK_STOP 1717076163805
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 106 transitions removed,29 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 MAPKbis-PT-5320-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 MAPKbis-PT-5320-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for MAPKbis-PT-5320-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for MAPKbis-PT-5320-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 38 MAPKbis-PT-5320-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 47 MAPKbis-PT-5320-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 MAPKbis-PT-5320-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for MAPKbis-PT-5320-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for MAPKbis-PT-5320-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for MAPKbis-PT-5320-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 MAPKbis-PT-5320-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 292
[[35mlola[0m][I] fired transitions : 1908
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 MAPKbis-PT-5320-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 MAPKbis-PT-5320-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for MAPKbis-PT-5320-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 454
[[35mlola[0m][I] fired transitions : 1529
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MAPKbis-PT-5320-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/360 5/2000 MAPKbis-PT-5320-CTLFireability-2024-01 1164383 m, 232876 m/sec, 8589762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/360 9/2000 MAPKbis-PT-5320-CTLFireability-2024-01 1990678 m, 165259 m/sec, 16176920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/360 11/2000 MAPKbis-PT-5320-CTLFireability-2024-01 2715450 m, 144954 m/sec, 23175321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/360 14/2000 MAPKbis-PT-5320-CTLFireability-2024-01 3344728 m, 125855 m/sec, 30064820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/360 16/2000 MAPKbis-PT-5320-CTLFireability-2024-01 3912477 m, 113549 m/sec, 37458251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/360 17/2000 MAPKbis-PT-5320-CTLFireability-2024-01 4186089 m, 54722 m/sec, 44417617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/360 17/2000 MAPKbis-PT-5320-CTLFireability-2024-01 4186125 m, 7 m/sec, 50124484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/360 19/2000 MAPKbis-PT-5320-CTLFireability-2024-01 4521627 m, 67100 m/sec, 56998649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/360 22/2000 MAPKbis-PT-5320-CTLFireability-2024-01 5407684 m, 177211 m/sec, 64235006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/360 25/2000 MAPKbis-PT-5320-CTLFireability-2024-01 6123111 m, 143085 m/sec, 71226857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/360 28/2000 MAPKbis-PT-5320-CTLFireability-2024-01 6789917 m, 133361 m/sec, 77668704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/360 30/2000 MAPKbis-PT-5320-CTLFireability-2024-01 7332074 m, 108431 m/sec, 84286529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/360 32/2000 MAPKbis-PT-5320-CTLFireability-2024-01 7837536 m, 101092 m/sec, 92050523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126438 m, 57780 m/sec, 99381234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 5 m/sec, 104527924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 110485274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 118718038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 126047116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 132886938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 139627139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 146771042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 153581345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 158812798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 164683645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 172179834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 179270910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 185927950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 192596537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 200228827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 208243309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 213346109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5320-CTLFireability-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-08: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5320-CTLFireability-2023-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-04: CONJ 0 3 0 0 6 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5320-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/360 33/2000 MAPKbis-PT-5320-CTLFireability-2024-01 8126465 m, 0 m/sec, 218892375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8126465
[[35mlola[0m][I] fired transitions : 219414532
[[35mlola[0m][I] time used : 160
[[35mlola[0m][I] memory pages used : 33
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 382 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 MAPKbis-PT-5320-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 414
[[35mlola[0m][I] fired transitions : 2195
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 MAPKbis-PT-5320-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 491 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 MAPKbis-PT-5320-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 573 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 MAPKbis-PT-5320-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 688 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 70
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 MAPKbis-PT-5320-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 860 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 70
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 1146 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 12 MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 1720 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 197
[[35mlola[0m][I] fired transitions : 476
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 MAPKbis-PT-5320-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 3440 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for MAPKbis-PT-5320-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 374
[[35mlola[0m][I] fired transitions : 1173
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPKbis-PT-5320"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPKbis-PT-5320, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614300506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPKbis-PT-5320.tgz
mv MAPKbis-PT-5320 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;