About the Execution of LoLA for MAPKbis-PT-5310
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.983 | 801810.00 | 589235.00 | 4848.80 | ?FT?????????F?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614200498.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPKbis-PT-5310, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614200498
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 700K
-rw-r--r-- 1 mcc users 9.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 15K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Apr 22 14:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 16:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 123K Apr 11 16:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 22K Apr 11 16:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Apr 11 16:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 170K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-00
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-01
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-02
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-03
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-04
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-05
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-06
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-07
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-08
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-09
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-10
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2024-11
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2023-12
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2023-13
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2023-14
FORMULA_NAME MAPKbis-PT-5310-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717075946178
FORMULA MAPKbis-PT-5310-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MAPKbis-PT-5310-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717076747988
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 41 transitions removed,11 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 MAPKbis-PT-5310-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 MAPKbis-PT-5310-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for MAPKbis-PT-5310-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for MAPKbis-PT-5310-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 MAPKbis-PT-5310-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 255
[[35mlola[0m][I] fired transitions : 1009
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 MAPKbis-PT-5310-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type FNDP) for 12 MAPKbis-PT-5310-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 12 MAPKbis-PT-5310-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 42 MAPKbis-PT-5310-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for MAPKbis-PT-5310-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 48 (type FNDP) for MAPKbis-PT-5310-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for MAPKbis-PT-5310-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12361
[[35mlola[0m][I] fired transitions : 31655
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MAPKbis-PT-5310-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for MAPKbis-PT-5310-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/360 7/2000 MAPKbis-PT-5310-CTLFireability-2023-13 1614505 m, 322901 m/sec, 5826057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 10/360 13/2000 MAPKbis-PT-5310-CTLFireability-2023-13 2956183 m, 268335 m/sec, 11072055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 15/360 18/2000 MAPKbis-PT-5310-CTLFireability-2023-13 4212714 m, 251306 m/sec, 16102812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 20/360 23/2000 MAPKbis-PT-5310-CTLFireability-2023-13 5402084 m, 237874 m/sec, 20959864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 25/360 28/2000 MAPKbis-PT-5310-CTLFireability-2023-13 6551982 m, 229979 m/sec, 25724292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 30/360 32/2000 MAPKbis-PT-5310-CTLFireability-2023-13 7674494 m, 224502 m/sec, 30422128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 35/360 37/2000 MAPKbis-PT-5310-CTLFireability-2023-13 8775013 m, 220103 m/sec, 35064485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 40/360 41/2000 MAPKbis-PT-5310-CTLFireability-2023-13 9847808 m, 214559 m/sec, 39643794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 45/360 46/2000 MAPKbis-PT-5310-CTLFireability-2023-13 10910212 m, 212480 m/sec, 44195379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 50/360 50/2000 MAPKbis-PT-5310-CTLFireability-2023-13 11956323 m, 209222 m/sec, 48720317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 55/360 54/2000 MAPKbis-PT-5310-CTLFireability-2023-13 12987422 m, 206219 m/sec, 53206322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 60/360 58/2000 MAPKbis-PT-5310-CTLFireability-2023-13 14005971 m, 203709 m/sec, 57639588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 65/360 63/2000 MAPKbis-PT-5310-CTLFireability-2023-13 15012532 m, 201312 m/sec, 62052953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 70/360 67/2000 MAPKbis-PT-5310-CTLFireability-2023-13 16003737 m, 198241 m/sec, 66433719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 75/360 71/2000 MAPKbis-PT-5310-CTLFireability-2023-13 16986376 m, 196527 m/sec, 70784086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 80/360 75/2000 MAPKbis-PT-5310-CTLFireability-2023-13 17961350 m, 194994 m/sec, 75108639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 85/360 79/2000 MAPKbis-PT-5310-CTLFireability-2023-13 18935811 m, 194892 m/sec, 79446534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 90/360 83/2000 MAPKbis-PT-5310-CTLFireability-2023-13 19894841 m, 191806 m/sec, 83735020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 95/360 87/2000 MAPKbis-PT-5310-CTLFireability-2023-13 20850471 m, 191126 m/sec, 88010100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 100/360 91/2000 MAPKbis-PT-5310-CTLFireability-2023-13 21797908 m, 189487 m/sec, 92270232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 105/360 95/2000 MAPKbis-PT-5310-CTLFireability-2023-13 22741298 m, 188678 m/sec, 96542279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 110/360 98/2000 MAPKbis-PT-5310-CTLFireability-2023-13 23680187 m, 187777 m/sec, 100797667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 115/360 102/2000 MAPKbis-PT-5310-CTLFireability-2023-13 24612128 m, 186388 m/sec, 105038681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 120/360 106/2000 MAPKbis-PT-5310-CTLFireability-2023-13 25534623 m, 184499 m/sec, 109239279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 125/360 110/2000 MAPKbis-PT-5310-CTLFireability-2023-13 26457643 m, 184604 m/sec, 113445688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 130/360 114/2000 MAPKbis-PT-5310-CTLFireability-2023-13 27371763 m, 182824 m/sec, 117623120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 135/360 117/2000 MAPKbis-PT-5310-CTLFireability-2023-13 28275160 m, 180679 m/sec, 121769105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 140/360 121/2000 MAPKbis-PT-5310-CTLFireability-2023-13 29181539 m, 181275 m/sec, 125942456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 145/360 125/2000 MAPKbis-PT-5310-CTLFireability-2023-13 30083943 m, 180480 m/sec, 130084465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 150/360 129/2000 MAPKbis-PT-5310-CTLFireability-2023-13 30984327 m, 180076 m/sec, 134229829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 155/360 132/2000 MAPKbis-PT-5310-CTLFireability-2023-13 31878763 m, 178887 m/sec, 138376020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 160/360 136/2000 MAPKbis-PT-5310-CTLFireability-2023-13 32770579 m, 178363 m/sec, 142493110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 165/360 140/2000 MAPKbis-PT-5310-CTLFireability-2023-13 33651781 m, 176240 m/sec, 146578974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 170/360 143/2000 MAPKbis-PT-5310-CTLFireability-2023-13 34530377 m, 175719 m/sec, 150668744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 175/360 147/2000 MAPKbis-PT-5310-CTLFireability-2023-13 35406274 m, 175179 m/sec, 154739413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 180/360 150/2000 MAPKbis-PT-5310-CTLFireability-2023-13 36278025 m, 174350 m/sec, 158811649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 185/360 154/2000 MAPKbis-PT-5310-CTLFireability-2023-13 37148492 m, 174093 m/sec, 162885166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 190/360 158/2000 MAPKbis-PT-5310-CTLFireability-2023-13 38016628 m, 173627 m/sec, 166943836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 195/360 161/2000 MAPKbis-PT-5310-CTLFireability-2023-13 38885466 m, 173767 m/sec, 170997974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 200/360 165/2000 MAPKbis-PT-5310-CTLFireability-2023-13 39746507 m, 172208 m/sec, 175038246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 205/360 168/2000 MAPKbis-PT-5310-CTLFireability-2023-13 40605257 m, 171750 m/sec, 179071054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 210/360 172/2000 MAPKbis-PT-5310-CTLFireability-2023-13 41458180 m, 170584 m/sec, 183092769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 215/360 175/2000 MAPKbis-PT-5310-CTLFireability-2023-13 42313963 m, 171156 m/sec, 187108286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 220/360 179/2000 MAPKbis-PT-5310-CTLFireability-2023-13 43160595 m, 169326 m/sec, 191098440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 225/360 182/2000 MAPKbis-PT-5310-CTLFireability-2023-13 43999928 m, 167866 m/sec, 195079568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 230/360 186/2000 MAPKbis-PT-5310-CTLFireability-2023-13 44853359 m, 170686 m/sec, 199108843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 235/360 189/2000 MAPKbis-PT-5310-CTLFireability-2023-13 45702270 m, 169782 m/sec, 203133079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 240/360 193/2000 MAPKbis-PT-5310-CTLFireability-2023-13 46539772 m, 167500 m/sec, 207115750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 245/360 196/2000 MAPKbis-PT-5310-CTLFireability-2023-13 47378785 m, 167802 m/sec, 211114713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 250/360 200/2000 MAPKbis-PT-5310-CTLFireability-2023-13 48211603 m, 166563 m/sec, 215075183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 255/360 203/2000 MAPKbis-PT-5310-CTLFireability-2023-13 49033285 m, 164336 m/sec, 218973813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 260/360 206/2000 MAPKbis-PT-5310-CTLFireability-2023-13 49848079 m, 162958 m/sec, 222861342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 265/360 210/2000 MAPKbis-PT-5310-CTLFireability-2023-13 50671507 m, 164685 m/sec, 226806133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 270/360 213/2000 MAPKbis-PT-5310-CTLFireability-2023-13 51492726 m, 164243 m/sec, 230722605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 275/360 217/2000 MAPKbis-PT-5310-CTLFireability-2023-13 52306234 m, 162701 m/sec, 234634514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 280/360 220/2000 MAPKbis-PT-5310-CTLFireability-2023-13 53119209 m, 162595 m/sec, 238521806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 285/360 223/2000 MAPKbis-PT-5310-CTLFireability-2023-13 53934521 m, 163062 m/sec, 242420156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 290/360 227/2000 MAPKbis-PT-5310-CTLFireability-2023-13 54743304 m, 161756 m/sec, 246308292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 295/360 230/2000 MAPKbis-PT-5310-CTLFireability-2023-13 55548697 m, 161078 m/sec, 250191154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 300/360 233/2000 MAPKbis-PT-5310-CTLFireability-2023-13 56350247 m, 160310 m/sec, 254056840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 305/360 237/2000 MAPKbis-PT-5310-CTLFireability-2023-13 57152426 m, 160435 m/sec, 257919609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 310/360 240/2000 MAPKbis-PT-5310-CTLFireability-2023-13 57951494 m, 159813 m/sec, 261772421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 315/360 243/2000 MAPKbis-PT-5310-CTLFireability-2023-13 58754250 m, 160551 m/sec, 265640097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 320/360 247/2000 MAPKbis-PT-5310-CTLFireability-2023-13 59554328 m, 160015 m/sec, 269509365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 325/360 250/2000 MAPKbis-PT-5310-CTLFireability-2023-13 60353425 m, 159819 m/sec, 273364709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 330/360 253/2000 MAPKbis-PT-5310-CTLFireability-2023-13 61152692 m, 159853 m/sec, 277235512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 335/360 256/2000 MAPKbis-PT-5310-CTLFireability-2023-13 61956565 m, 160774 m/sec, 281157686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 340/360 260/2000 MAPKbis-PT-5310-CTLFireability-2023-13 62759825 m, 160652 m/sec, 285036565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 345/360 263/2000 MAPKbis-PT-5310-CTLFireability-2023-13 63562483 m, 160531 m/sec, 288932154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 350/360 266/2000 MAPKbis-PT-5310-CTLFireability-2023-13 64363761 m, 160255 m/sec, 292813241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 355/360 270/2000 MAPKbis-PT-5310-CTLFireability-2023-13 65159421 m, 159132 m/sec, 296679258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 360/360 273/2000 MAPKbis-PT-5310-CTLFireability-2023-13 65952886 m, 158693 m/sec, 300545515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 MAPKbis-PT-5310-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 MAPKbis-PT-5310-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 3235 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 140
[[35mlola[0m][I] fired transitions : 179
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 MAPKbis-PT-5310-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 403 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 38
[[35mlola[0m][I] fired transitions : 131
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 MAPKbis-PT-5310-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 461 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 242
[[35mlola[0m][I] fired transitions : 1081
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 MAPKbis-PT-5310-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 538 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for MAPKbis-PT-5310-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 MAPKbis-PT-5310-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 646 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/646 7/2000 MAPKbis-PT-5310-CTLFireability-2024-07 1454273 m, 290854 m/sec, 6749426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/646 12/2000 MAPKbis-PT-5310-CTLFireability-2024-07 2661761 m, 241497 m/sec, 12711491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/646 16/2000 MAPKbis-PT-5310-CTLFireability-2024-07 3800733 m, 227794 m/sec, 18448216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/646 21/2000 MAPKbis-PT-5310-CTLFireability-2024-07 4890445 m, 217942 m/sec, 24023405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/646 25/2000 MAPKbis-PT-5310-CTLFireability-2024-07 5943975 m, 210706 m/sec, 29482941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/646 29/2000 MAPKbis-PT-5310-CTLFireability-2024-07 6971683 m, 205541 m/sec, 34861827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/646 34/2000 MAPKbis-PT-5310-CTLFireability-2024-07 7977872 m, 201237 m/sec, 40151839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/646 38/2000 MAPKbis-PT-5310-CTLFireability-2024-07 8965031 m, 197431 m/sec, 45395827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/646 42/2000 MAPKbis-PT-5310-CTLFireability-2024-07 9940379 m, 195069 m/sec, 50594316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/646 46/2000 MAPKbis-PT-5310-CTLFireability-2024-07 10897349 m, 191394 m/sec, 55744745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/646 49/2000 MAPKbis-PT-5310-CTLFireability-2024-07 11838589 m, 188248 m/sec, 60824175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/646 53/2000 MAPKbis-PT-5310-CTLFireability-2024-07 12761458 m, 184573 m/sec, 65805369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/646 57/2000 MAPKbis-PT-5310-CTLFireability-2024-07 13676739 m, 183056 m/sec, 70770917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/646 61/2000 MAPKbis-PT-5310-CTLFireability-2024-07 14579644 m, 180581 m/sec, 75698390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/646 65/2000 MAPKbis-PT-5310-CTLFireability-2024-07 15477389 m, 179549 m/sec, 80614713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/646 68/2000 MAPKbis-PT-5310-CTLFireability-2024-07 16365570 m, 177636 m/sec, 85488739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/646 72/2000 MAPKbis-PT-5310-CTLFireability-2024-07 17251934 m, 177272 m/sec, 90350536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/646 75/2000 MAPKbis-PT-5310-CTLFireability-2024-07 18128410 m, 175295 m/sec, 95183642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/646 79/2000 MAPKbis-PT-5310-CTLFireability-2024-07 18999571 m, 174232 m/sec, 100009027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/646 83/2000 MAPKbis-PT-5310-CTLFireability-2024-07 19874845 m, 175054 m/sec, 104852021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/646 86/2000 MAPKbis-PT-5310-CTLFireability-2024-07 20739552 m, 172941 m/sec, 109672887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/646 90/2000 MAPKbis-PT-5310-CTLFireability-2024-07 21593679 m, 170825 m/sec, 114442878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/646 93/2000 MAPKbis-PT-5310-CTLFireability-2024-07 22442909 m, 169846 m/sec, 119184022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/646 97/2000 MAPKbis-PT-5310-CTLFireability-2024-07 23278842 m, 167186 m/sec, 123847819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/646 100/2000 MAPKbis-PT-5310-CTLFireability-2024-07 24111756 m, 166582 m/sec, 128529079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/646 104/2000 MAPKbis-PT-5310-CTLFireability-2024-07 24936925 m, 165033 m/sec, 133173753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/646 107/2000 MAPKbis-PT-5310-CTLFireability-2024-07 25767169 m, 166048 m/sec, 137848379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/646 110/2000 MAPKbis-PT-5310-CTLFireability-2024-07 26589751 m, 164516 m/sec, 142489355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/646 114/2000 MAPKbis-PT-5310-CTLFireability-2024-07 27416442 m, 165338 m/sec, 147164307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/646 117/2000 MAPKbis-PT-5310-CTLFireability-2024-07 28231406 m, 162992 m/sec, 151774553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/646 121/2000 MAPKbis-PT-5310-CTLFireability-2024-07 29040981 m, 161915 m/sec, 156370922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/646 124/2000 MAPKbis-PT-5310-CTLFireability-2024-07 29846766 m, 161157 m/sec, 160957672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/646 127/2000 MAPKbis-PT-5310-CTLFireability-2024-07 30658577 m, 162362 m/sec, 165582823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/646 131/2000 MAPKbis-PT-5310-CTLFireability-2024-07 31464461 m, 161176 m/sec, 170174997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/646 134/2000 MAPKbis-PT-5310-CTLFireability-2024-07 32267218 m, 160551 m/sec, 174752186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/646 137/2000 MAPKbis-PT-5310-CTLFireability-2024-07 33065084 m, 159573 m/sec, 179313799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/646 140/2000 MAPKbis-PT-5310-CTLFireability-2024-07 33852203 m, 157423 m/sec, 183813075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/646 144/2000 MAPKbis-PT-5310-CTLFireability-2024-07 34651689 m, 159897 m/sec, 188401399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 207/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35226547 m, 114971 m/sec, 191688555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 224/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35226651 m, 20 m/sec, 191689172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 236/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35226735 m, 16 m/sec, 191689677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 249/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35226835 m, 20 m/sec, 191690272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 264/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35226976 m, 28 m/sec, 191691127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 283/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227290 m, 62 m/sec, 191693016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 301/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227409 m, 23 m/sec, 191693617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 317/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227546 m, 27 m/sec, 191694377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 328/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227645 m, 19 m/sec, 191694882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 346/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227761 m, 23 m/sec, 191695572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 357/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35227861 m, 20 m/sec, 191696294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 374/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35228683 m, 164 m/sec, 191700881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 391/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35228824 m, 28 m/sec, 191701719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 412/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35228923 m, 19 m/sec, 191702294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-04: EF true findpath[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPKbis-PT-5310-CTLFireability-2023-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mMAPKbis-PT-5310-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] MAPKbis-PT-5310-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 430/646 146/2000 MAPKbis-PT-5310-CTLFireability-2024-07 35235400 m, 1295 m/sec, 191738825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPKbis-PT-5310"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPKbis-PT-5310, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614200498"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPKbis-PT-5310.tgz
mv MAPKbis-PT-5310 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;