About the Execution of LoLA for MAPK-PT-10240
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16181.100 | 295000.00 | 301401.00 | 896.50 | ??F????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614200492.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPK-PT-10240, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614200492
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:36 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 07:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 13 07:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Apr 13 07:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 13 07:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 25K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-10240-LTLFireability-00
FORMULA_NAME MAPK-PT-10240-LTLFireability-01
FORMULA_NAME MAPK-PT-10240-LTLFireability-02
FORMULA_NAME MAPK-PT-10240-LTLFireability-03
FORMULA_NAME MAPK-PT-10240-LTLFireability-04
FORMULA_NAME MAPK-PT-10240-LTLFireability-05
FORMULA_NAME MAPK-PT-10240-LTLFireability-06
FORMULA_NAME MAPK-PT-10240-LTLFireability-07
FORMULA_NAME MAPK-PT-10240-LTLFireability-08
FORMULA_NAME MAPK-PT-10240-LTLFireability-09
FORMULA_NAME MAPK-PT-10240-LTLFireability-10
FORMULA_NAME MAPK-PT-10240-LTLFireability-11
FORMULA_NAME MAPK-PT-10240-LTLFireability-12
FORMULA_NAME MAPK-PT-10240-LTLFireability-13
FORMULA_NAME MAPK-PT-10240-LTLFireability-14
FORMULA_NAME MAPK-PT-10240-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717075687121
FORMULA MAPK-PT-10240-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717075982121
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 MAPK-PT-10240-LTLFireability-02
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for MAPK-PT-10240-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 MAPK-PT-10240-LTLFireability-03
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 22 MAPK-PT-10240-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 51 MAPK-PT-10240-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 61 MAPK-PT-10240-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for MAPK-PT-10240-LTLFireability-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for MAPK-PT-10240-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for MAPK-PT-10240-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/200 21/2000 MAPK-PT-10240-LTLFireability-03 3009974 m, 601994 m/sec, 6021226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/200 39/2000 MAPK-PT-10240-LTLFireability-03 5654218 m, 528848 m/sec, 11310329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/200 57/2000 MAPK-PT-10240-LTLFireability-03 8158304 m, 500817 m/sec, 16316701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/200 73/2000 MAPK-PT-10240-LTLFireability-03 10617122 m, 491763 m/sec, 21236625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/200 89/2000 MAPK-PT-10240-LTLFireability-03 12822118 m, 440999 m/sec, 25646234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/200 103/2000 MAPK-PT-10240-LTLFireability-03 14893543 m, 414285 m/sec, 29787697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/200 116/2000 MAPK-PT-10240-LTLFireability-03 16868551 m, 395001 m/sec, 33740052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/200 130/2000 MAPK-PT-10240-LTLFireability-03 18802565 m, 386802 m/sec, 37608514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/200 143/2000 MAPK-PT-10240-LTLFireability-03 20716240 m, 382735 m/sec, 41433867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/200 156/2000 MAPK-PT-10240-LTLFireability-03 22598081 m, 376368 m/sec, 45199050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/200 169/2000 MAPK-PT-10240-LTLFireability-03 24468116 m, 374007 m/sec, 48938319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/200 180/2000 MAPK-PT-10240-LTLFireability-03 26111643 m, 328705 m/sec, 52224455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/200 191/2000 MAPK-PT-10240-LTLFireability-03 27738832 m, 325437 m/sec, 55479335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/200 204/2000 MAPK-PT-10240-LTLFireability-03 29614402 m, 375114 m/sec, 59230598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/200 217/2000 MAPK-PT-10240-LTLFireability-03 31502192 m, 377558 m/sec, 63007345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/200 230/2000 MAPK-PT-10240-LTLFireability-03 33375561 m, 374673 m/sec, 66752081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/200 242/2000 MAPK-PT-10240-LTLFireability-03 35217508 m, 368389 m/sec, 70439051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/200 255/2000 MAPK-PT-10240-LTLFireability-03 37055371 m, 367572 m/sec, 74112267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/200 267/2000 MAPK-PT-10240-LTLFireability-03 38881138 m, 365153 m/sec, 77763436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for MAPK-PT-10240-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 39324166
[[35mlola[0m][I] fired transitions : 78648324
[[35mlola[0m][I] time used : 96
[[35mlola[0m][I] memory pages used : 271
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 MAPK-PT-10240-LTLFireability-14
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for MAPK-PT-10240-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 51 MAPK-PT-10240-LTLFireability-13
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 4/219 15/2000 MAPK-PT-10240-LTLFireability-13 2046347 m, 409269 m/sec, 5113009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 9/219 33/2000 MAPK-PT-10240-LTLFireability-13 4444063 m, 479543 m/sec, 11106793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 14/219 49/2000 MAPK-PT-10240-LTLFireability-13 6697854 m, 450758 m/sec, 16740694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 19/219 63/2000 MAPK-PT-10240-LTLFireability-13 8678202 m, 396069 m/sec, 21690724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 24/219 78/2000 MAPK-PT-10240-LTLFireability-13 10627269 m, 389813 m/sec, 26563112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 29/219 91/2000 MAPK-PT-10240-LTLFireability-13 12524040 m, 379354 m/sec, 31304545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 34/219 104/2000 MAPK-PT-10240-LTLFireability-13 14327361 m, 360664 m/sec, 35812154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 39/219 117/2000 MAPK-PT-10240-LTLFireability-13 16009982 m, 336524 m/sec, 40017960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 44/219 128/2000 MAPK-PT-10240-LTLFireability-13 17621006 m, 322204 m/sec, 44045112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 49/219 139/2000 MAPK-PT-10240-LTLFireability-13 19168735 m, 309545 m/sec, 47914342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 54/219 150/2000 MAPK-PT-10240-LTLFireability-13 20654762 m, 297205 m/sec, 51628951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 59/219 159/2000 MAPK-PT-10240-LTLFireability-13 21830108 m, 235069 m/sec, 54566996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 64/219 167/2000 MAPK-PT-10240-LTLFireability-13 23030765 m, 240131 m/sec, 57569528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 69/219 177/2000 MAPK-PT-10240-LTLFireability-13 24352060 m, 264259 m/sec, 60871660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 74/219 187/2000 MAPK-PT-10240-LTLFireability-13 25759341 m, 281456 m/sec, 64388878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 79/219 202/2000 MAPK-PT-10240-LTLFireability-13 27780934 m, 404318 m/sec, 69434528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 84/219 216/2000 MAPK-PT-10240-LTLFireability-13 29816131 m, 407039 m/sec, 74521681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 89/219 229/2000 MAPK-PT-10240-LTLFireability-13 31653433 m, 367460 m/sec, 79114434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 94/219 240/2000 MAPK-PT-10240-LTLFireability-13 33245503 m, 318414 m/sec, 83093683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 99/219 251/2000 MAPK-PT-10240-LTLFireability-13 34842130 m, 319325 m/sec, 87084623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 104/219 262/2000 MAPK-PT-10240-LTLFireability-13 36389751 m, 309524 m/sec, 90952720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 109/219 273/2000 MAPK-PT-10240-LTLFireability-13 37854286 m, 292907 m/sec, 94613613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 114/219 282/2000 MAPK-PT-10240-LTLFireability-13 39225338 m, 274210 m/sec, 98042341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 119/219 291/2000 MAPK-PT-10240-LTLFireability-13 40486785 m, 252289 m/sec, 101195352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 124/219 300/2000 MAPK-PT-10240-LTLFireability-13 41682642 m, 239171 m/sec, 104185283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 129/219 308/2000 MAPK-PT-10240-LTLFireability-13 42922257 m, 247923 m/sec, 107282693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 134/219 317/2000 MAPK-PT-10240-LTLFireability-13 44165867 m, 248722 m/sec, 110392509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 139/219 327/2000 MAPK-PT-10240-LTLFireability-13 45516975 m, 270221 m/sec, 113769254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 144/219 336/2000 MAPK-PT-10240-LTLFireability-13 46810987 m, 258802 m/sec, 117003720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 149/219 344/2000 MAPK-PT-10240-LTLFireability-13 47969766 m, 231755 m/sec, 119900266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 154/219 351/2000 MAPK-PT-10240-LTLFireability-13 48987375 m, 203521 m/sec, 122443559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 159/219 359/2000 MAPK-PT-10240-LTLFireability-13 50113642 m, 225253 m/sec, 125260852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 164/219 368/2000 MAPK-PT-10240-LTLFireability-13 51319266 m, 241124 m/sec, 128274993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 169/219 378/2000 MAPK-PT-10240-LTLFireability-13 52818258 m, 299798 m/sec, 132013975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 174/219 394/2000 MAPK-PT-10240-LTLFireability-13 55013998 m, 439148 m/sec, 137501437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 179/219 408/2000 MAPK-PT-10240-LTLFireability-13 57002745 m, 397749 m/sec, 142471909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 184/219 421/2000 MAPK-PT-10240-LTLFireability-13 58852582 m, 369967 m/sec, 147095799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 189/219 434/2000 MAPK-PT-10240-LTLFireability-13 60653216 m, 360126 m/sec, 151596697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-10240-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-06: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-13: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.] MAPK-PT-10240-LTLFireability-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 194/219 446/2000 MAPK-PT-10240-LTLFireability-13 62434749 m, 356306 m/sec, 156050279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-10240"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPK-PT-10240, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614200492"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-10240.tgz
mv MAPK-PT-10240 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;