About the Execution of LoLA for MAPK-PT-02560
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.495 | 323902.00 | 316418.00 | 1577.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614200476.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPK-PT-02560, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614200476
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 07:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 13 07:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 13 07:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 13 07:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 25K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-02560-LTLFireability-00
FORMULA_NAME MAPK-PT-02560-LTLFireability-01
FORMULA_NAME MAPK-PT-02560-LTLFireability-02
FORMULA_NAME MAPK-PT-02560-LTLFireability-03
FORMULA_NAME MAPK-PT-02560-LTLFireability-04
FORMULA_NAME MAPK-PT-02560-LTLFireability-05
FORMULA_NAME MAPK-PT-02560-LTLFireability-06
FORMULA_NAME MAPK-PT-02560-LTLFireability-07
FORMULA_NAME MAPK-PT-02560-LTLFireability-08
FORMULA_NAME MAPK-PT-02560-LTLFireability-09
FORMULA_NAME MAPK-PT-02560-LTLFireability-10
FORMULA_NAME MAPK-PT-02560-LTLFireability-11
FORMULA_NAME MAPK-PT-02560-LTLFireability-12
FORMULA_NAME MAPK-PT-02560-LTLFireability-13
FORMULA_NAME MAPK-PT-02560-LTLFireability-14
FORMULA_NAME MAPK-PT-02560-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717075247168
BK_STOP 1717075571070
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 MAPK-PT-02560-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for MAPK-PT-02560-LTLFireability-04
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 13:20:47] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 MAPK-PT-02560-LTLFireability-13
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for MAPK-PT-02560-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 44 MAPK-PT-02560-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for MAPK-PT-02560-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 MAPK-PT-02560-LTLFireability-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for MAPK-PT-02560-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 MAPK-PT-02560-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for MAPK-PT-02560-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 44 MAPK-PT-02560-LTLFireability-12
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for MAPK-PT-02560-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 MAPK-PT-02560-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for MAPK-PT-02560-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 MAPK-PT-02560-LTLFireability-08
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 5/360 19/2000 MAPK-PT-02560-LTLFireability-08 2595616 m, 519123 m/sec, 6483325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for MAPK-PT-02560-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3284505
[[35mlola[0m][I] fired transitions : 8203551
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 23
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 MAPK-PT-02560-LTLFireability-07
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for MAPK-PT-02560-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 MAPK-PT-02560-LTLFireability-03
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 4/449 12/2000 MAPK-PT-02560-LTLFireability-03 1696901 m, 339380 m/sec, 6452392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 9/449 26/2000 MAPK-PT-02560-LTLFireability-03 3858534 m, 432326 m/sec, 14946573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 14/449 40/2000 MAPK-PT-02560-LTLFireability-03 5936416 m, 415576 m/sec, 23062626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 19/449 53/2000 MAPK-PT-02560-LTLFireability-03 7974291 m, 407575 m/sec, 31056571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 24/449 66/2000 MAPK-PT-02560-LTLFireability-03 9931450 m, 391431 m/sec, 38936487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 29/449 80/2000 MAPK-PT-02560-LTLFireability-03 11920698 m, 397849 m/sec, 46789920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 34/449 93/2000 MAPK-PT-02560-LTLFireability-03 13893563 m, 394573 m/sec, 54573186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 39/449 106/2000 MAPK-PT-02560-LTLFireability-03 15836816 m, 388650 m/sec, 62324806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 44/449 119/2000 MAPK-PT-02560-LTLFireability-03 17785571 m, 389751 m/sec, 69930764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 49/449 131/2000 MAPK-PT-02560-LTLFireability-03 19714076 m, 385701 m/sec, 77542247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 54/449 144/2000 MAPK-PT-02560-LTLFireability-03 21568015 m, 370787 m/sec, 85081146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 59/449 157/2000 MAPK-PT-02560-LTLFireability-03 23496208 m, 385638 m/sec, 92600843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 64/449 169/2000 MAPK-PT-02560-LTLFireability-03 25337596 m, 368277 m/sec, 100079326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 69/449 181/2000 MAPK-PT-02560-LTLFireability-03 27212915 m, 375063 m/sec, 107475727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 74/449 194/2000 MAPK-PT-02560-LTLFireability-03 29077645 m, 372946 m/sec, 114882201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 79/449 206/2000 MAPK-PT-02560-LTLFireability-03 30917158 m, 367902 m/sec, 122270911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 84/449 218/2000 MAPK-PT-02560-LTLFireability-03 32785897 m, 373747 m/sec, 129534039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 89/449 230/2000 MAPK-PT-02560-LTLFireability-03 34626362 m, 368093 m/sec, 136800898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 94/449 242/2000 MAPK-PT-02560-LTLFireability-03 36418327 m, 358393 m/sec, 144011010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 99/449 254/2000 MAPK-PT-02560-LTLFireability-03 38205054 m, 357345 m/sec, 151194598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 104/449 267/2000 MAPK-PT-02560-LTLFireability-03 40066797 m, 372348 m/sec, 158341963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 109/449 278/2000 MAPK-PT-02560-LTLFireability-03 41840619 m, 354764 m/sec, 165485331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 114/449 290/2000 MAPK-PT-02560-LTLFireability-03 43606108 m, 353097 m/sec, 172577816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 119/449 302/2000 MAPK-PT-02560-LTLFireability-03 45378742 m, 354526 m/sec, 179657900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 124/449 314/2000 MAPK-PT-02560-LTLFireability-03 47154889 m, 355229 m/sec, 186705772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 129/449 325/2000 MAPK-PT-02560-LTLFireability-03 48924124 m, 353847 m/sec, 193664264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 134/449 337/2000 MAPK-PT-02560-LTLFireability-03 50705853 m, 356345 m/sec, 200679139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 139/449 349/2000 MAPK-PT-02560-LTLFireability-03 52411822 m, 341193 m/sec, 207623936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 144/449 360/2000 MAPK-PT-02560-LTLFireability-03 54115560 m, 340747 m/sec, 214566835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 149/449 372/2000 MAPK-PT-02560-LTLFireability-03 55889477 m, 354783 m/sec, 221369242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 154/449 383/2000 MAPK-PT-02560-LTLFireability-03 57551651 m, 332434 m/sec, 228164464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 159/449 394/2000 MAPK-PT-02560-LTLFireability-03 59271994 m, 344068 m/sec, 234910984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 164/449 405/2000 MAPK-PT-02560-LTLFireability-03 60945382 m, 334677 m/sec, 241655608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 169/449 417/2000 MAPK-PT-02560-LTLFireability-03 62660799 m, 343083 m/sec, 248351245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 174/449 427/2000 MAPK-PT-02560-LTLFireability-03 64276675 m, 323175 m/sec, 255116488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 179/449 439/2000 MAPK-PT-02560-LTLFireability-03 66052883 m, 355241 m/sec, 261728723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 184/449 450/2000 MAPK-PT-02560-LTLFireability-03 67674612 m, 324345 m/sec, 268406373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 189/449 461/2000 MAPK-PT-02560-LTLFireability-03 69281568 m, 321391 m/sec, 275042559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 194/449 472/2000 MAPK-PT-02560-LTLFireability-03 71008164 m, 345319 m/sec, 281613157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 199/449 483/2000 MAPK-PT-02560-LTLFireability-03 72680882 m, 334543 m/sec, 288174780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 204/449 494/2000 MAPK-PT-02560-LTLFireability-03 74300987 m, 324021 m/sec, 294767364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 209/449 505/2000 MAPK-PT-02560-LTLFireability-03 75911573 m, 322117 m/sec, 301320354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 214/449 515/2000 MAPK-PT-02560-LTLFireability-03 77522560 m, 322197 m/sec, 307852637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 219/449 526/2000 MAPK-PT-02560-LTLFireability-03 79147984 m, 325084 m/sec, 314338091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 224/449 537/2000 MAPK-PT-02560-LTLFireability-03 80791995 m, 328802 m/sec, 320777039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 229/449 548/2000 MAPK-PT-02560-LTLFireability-03 82424809 m, 326562 m/sec, 327217839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 234/449 559/2000 MAPK-PT-02560-LTLFireability-03 84043635 m, 323765 m/sec, 333645801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 239/449 569/2000 MAPK-PT-02560-LTLFireability-03 85636568 m, 318586 m/sec, 340021870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 244/449 580/2000 MAPK-PT-02560-LTLFireability-03 87207392 m, 314164 m/sec, 346366632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 249/449 590/2000 MAPK-PT-02560-LTLFireability-03 88781743 m, 314870 m/sec, 352748961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 254/449 601/2000 MAPK-PT-02560-LTLFireability-03 90376301 m, 318911 m/sec, 359097603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 259/449 611/2000 MAPK-PT-02560-LTLFireability-03 91974766 m, 319693 m/sec, 365354548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 264/449 622/2000 MAPK-PT-02560-LTLFireability-03 93572671 m, 319581 m/sec, 371585557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 269/449 632/2000 MAPK-PT-02560-LTLFireability-03 95149426 m, 315351 m/sec, 377704810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 274/449 643/2000 MAPK-PT-02560-LTLFireability-03 96738321 m, 317779 m/sec, 383989718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 279/449 653/2000 MAPK-PT-02560-LTLFireability-03 98216829 m, 295701 m/sec, 390197316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 284/449 663/2000 MAPK-PT-02560-LTLFireability-03 99756043 m, 307842 m/sec, 396457395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 289/449 674/2000 MAPK-PT-02560-LTLFireability-03 101352780 m, 319347 m/sec, 402578665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 294/449 684/2000 MAPK-PT-02560-LTLFireability-03 102945551 m, 318554 m/sec, 408714423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/449 690/2000 MAPK-PT-02560-LTLFireability-03 103764742 m, 163838 m/sec, 411986362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-02560-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mMAPK-PT-02560-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-02560-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 317/449 690/2000 MAPK-PT-02560-LTLFireability-03 103827307 m, 12513 m/sec, 412218202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-02560"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPK-PT-02560, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614200476"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-02560.tgz
mv MAPK-PT-02560 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;