About the Execution of LoLA for MAPK-PT-00320
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16185.779 | 151320.00 | 153323.00 | 446.80 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614100452.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPK-PT-00320, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614100452
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K May 19 18:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 07:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Apr 13 07:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 13 07:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 13 07:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 25K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-00320-LTLFireability-00
FORMULA_NAME MAPK-PT-00320-LTLFireability-01
FORMULA_NAME MAPK-PT-00320-LTLFireability-02
FORMULA_NAME MAPK-PT-00320-LTLFireability-03
FORMULA_NAME MAPK-PT-00320-LTLFireability-04
FORMULA_NAME MAPK-PT-00320-LTLFireability-05
FORMULA_NAME MAPK-PT-00320-LTLFireability-06
FORMULA_NAME MAPK-PT-00320-LTLFireability-07
FORMULA_NAME MAPK-PT-00320-LTLFireability-08
FORMULA_NAME MAPK-PT-00320-LTLFireability-09
FORMULA_NAME MAPK-PT-00320-LTLFireability-10
FORMULA_NAME MAPK-PT-00320-LTLFireability-11
FORMULA_NAME MAPK-PT-00320-LTLFireability-12
FORMULA_NAME MAPK-PT-00320-LTLFireability-13
FORMULA_NAME MAPK-PT-00320-LTLFireability-14
FORMULA_NAME MAPK-PT-00320-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717074703224
BK_STOP 1717074854544
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 MAPK-PT-00320-LTLFireability-02
[[35mlola[0m][I] time limit : 100 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 MAPK-PT-00320-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for MAPK-PT-00320-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for MAPK-PT-00320-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 MAPK-PT-00320-LTLFireability-03
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for MAPK-PT-00320-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 MAPK-PT-00320-LTLFireability-00
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/200 21/2000 MAPK-PT-00320-LTLFireability-00 3179124 m, 635824 m/sec, 7960365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/200 42/2000 MAPK-PT-00320-LTLFireability-00 6269472 m, 618069 m/sec, 15673481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-15: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/200 62/2000 MAPK-PT-00320-LTLFireability-00 9315832 m, 609272 m/sec, 23291524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for MAPK-PT-00320-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9521254
[[35mlola[0m][I] fired transitions : 23803455
[[35mlola[0m][I] time used : 15
[[35mlola[0m][I] memory pages used : 63
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 65 MAPK-PT-00320-LTLFireability-15
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for MAPK-PT-00320-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 104347
[[35mlola[0m][I] fired transitions : 258921
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 MAPK-PT-00320-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for MAPK-PT-00320-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 55 MAPK-PT-00320-LTLFireability-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for MAPK-PT-00320-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 MAPK-PT-00320-LTLFireability-12
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 5/298 19/2000 MAPK-PT-00320-LTLFireability-12 2796277 m, 559255 m/sec, 6719679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 10/298 39/2000 MAPK-PT-00320-LTLFireability-12 5789341 m, 598612 m/sec, 13590620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 15/298 59/2000 MAPK-PT-00320-LTLFireability-12 8767259 m, 595583 m/sec, 20354606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 20/298 78/2000 MAPK-PT-00320-LTLFireability-12 11651258 m, 576799 m/sec, 26778031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 25/298 97/2000 MAPK-PT-00320-LTLFireability-12 14486111 m, 566970 m/sec, 33329702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 30/298 116/2000 MAPK-PT-00320-LTLFireability-12 17364302 m, 575638 m/sec, 39580749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 35/298 134/2000 MAPK-PT-00320-LTLFireability-12 20183967 m, 563933 m/sec, 45692877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 40/298 153/2000 MAPK-PT-00320-LTLFireability-12 23078570 m, 578920 m/sec, 51624086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 45/298 172/2000 MAPK-PT-00320-LTLFireability-12 25919446 m, 568175 m/sec, 57321713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 50/298 190/2000 MAPK-PT-00320-LTLFireability-12 28687332 m, 553577 m/sec, 62926490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 55/298 208/2000 MAPK-PT-00320-LTLFireability-12 31475609 m, 557655 m/sec, 68445826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 60/298 226/2000 MAPK-PT-00320-LTLFireability-12 34202204 m, 545319 m/sec, 73850125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 65/298 244/2000 MAPK-PT-00320-LTLFireability-12 36922390 m, 544037 m/sec, 79217703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 70/298 262/2000 MAPK-PT-00320-LTLFireability-12 39679770 m, 551476 m/sec, 84882213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 75/298 280/2000 MAPK-PT-00320-LTLFireability-12 42438603 m, 551766 m/sec, 90369587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 80/298 297/2000 MAPK-PT-00320-LTLFireability-12 45124074 m, 537094 m/sec, 95610915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 85/298 315/2000 MAPK-PT-00320-LTLFireability-12 47823064 m, 539798 m/sec, 100910872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 90/298 333/2000 MAPK-PT-00320-LTLFireability-12 50524366 m, 540260 m/sec, 106162633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 95/298 350/2000 MAPK-PT-00320-LTLFireability-12 53230892 m, 541305 m/sec, 111343835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 100/298 368/2000 MAPK-PT-00320-LTLFireability-12 55925536 m, 538928 m/sec, 116613068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 105/298 385/2000 MAPK-PT-00320-LTLFireability-12 58598139 m, 534520 m/sec, 121841036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 110/298 403/2000 MAPK-PT-00320-LTLFireability-12 61237361 m, 527844 m/sec, 126872913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 115/298 420/2000 MAPK-PT-00320-LTLFireability-12 63875732 m, 527674 m/sec, 131797841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 120/298 437/2000 MAPK-PT-00320-LTLFireability-12 66494398 m, 523733 m/sec, 136699880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 125/298 454/2000 MAPK-PT-00320-LTLFireability-12 69182486 m, 537617 m/sec, 142103375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 130/298 472/2000 MAPK-PT-00320-LTLFireability-12 71829539 m, 529410 m/sec, 147187221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mMAPK-PT-00320-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] MAPK-PT-00320-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 LTL EXCL 135/298 487/2000 MAPK-PT-00320-LTLFireability-12 74236421 m, 481376 m/sec, 151862724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-00320"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPK-PT-00320, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614100452"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-00320.tgz
mv MAPK-PT-00320 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;