Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614100426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is MAPK-PT-00040, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614100426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 416K
-rw-r--r-- 1 mcc users 9.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 101K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.9K Apr 13 07:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 59K Apr 13 07:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Apr 13 07:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Apr 13 07:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 25K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-00
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-01
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-02
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-03
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-04
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-05
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-06
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-07
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-08
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-09
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-10
FORMULA_NAME MAPK-PT-00040-CTLFireability-2024-11
FORMULA_NAME MAPK-PT-00040-CTLFireability-2023-12
FORMULA_NAME MAPK-PT-00040-CTLFireability-2023-13
FORMULA_NAME MAPK-PT-00040-CTLFireability-2023-14
FORMULA_NAME MAPK-PT-00040-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717074111168


BK_STOP 1717074291948

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from CTLFireability.xml
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 41 (type EXCL) for 38 MAPK-PT-00040-CTLFireability-2024-10
[lola][I] time limit : 120 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 60 (type FNDP) for 9 MAPK-PT-00040-CTLFireability-2024-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 61 (type EQUN) for 9 MAPK-PT-00040-CTLFireability-2024-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 60 (type FNDP) for MAPK-PT-00040-CTLFireability-2024-03
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 61 (type EQUN) for MAPK-PT-00040-CTLFireability-2024-03 (obsolete)
[lola][I] LAUNCH task # 69 (type EQUN) for 29 MAPK-PT-00040-CTLFireability-2024-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 74 (type EQUN) for 29 MAPK-PT-00040-CTLFireability-2024-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 70 (type EQUN) for 48 MAPK-PT-00040-CTLFireability-2023-12
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 61 (type EQUN) for MAPK-PT-00040-CTLFireability-2024-03
[lola][I] result : unknown
[lola][I] FINISHED task # 74 (type EQUN) for MAPK-PT-00040-CTLFireability-2024-07
[lola][I] result : true
[lola][I] LAUNCH task # 72 (type EQUN) for 48 MAPK-PT-00040-CTLFireability-2023-12
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 69 (type EQUN) for MAPK-PT-00040-CTLFireability-2024-07
[lola][I] result : unknown
[lola][I] FINISHED task # 70 (type EQUN) for MAPK-PT-00040-CTLFireability-2023-12
[lola][I] result : true
[lola][I] FINISHED task # 72 (type EQUN) for MAPK-PT-00040-CTLFireability-2023-12
[lola][I] result : true
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 41 CTL EXCL 5/211 10/2000 MAPK-PT-00040-CTLFireability-2024-10 2264629 m, 452925 m/sec, 6894011 t fired, .
[lola][.]
[lola][.] Time elapsed: 5 secs. Pages in use: 10
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 41 (type EXCL) for MAPK-PT-00040-CTLFireability-2024-10
[lola][I] result : true
[lola][I] markings : 2971250
[lola][I] fired transitions : 9030110
[lola][I] time used : 6
[lola][I] memory pages used : 13
[lola][I] LAUNCH task # 55 (type EXCL) for 54 MAPK-PT-00040-CTLFireability-2023-14
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 55 (type EXCL) for MAPK-PT-00040-CTLFireability-2023-14
[lola][I] result : true
[lola][I] markings : 15
[lola][I] fired transitions : 31
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 52 (type EXCL) for 51 MAPK-PT-00040-CTLFireability-2023-13
[lola][I] time limit : 256 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 52 (type EXCL) for MAPK-PT-00040-CTLFireability-2023-13
[lola][I] result : true
[lola][I] markings : 16
[lola][I] fired transitions : 33
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 46 (type EXCL) for 45 MAPK-PT-00040-CTLFireability-2024-11
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 46 (type EXCL) for MAPK-PT-00040-CTLFireability-2024-11
[lola][I] result : true
[lola][I] markings : 8
[lola][I] fired transitions : 13
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 36 (type EXCL) for 35 MAPK-PT-00040-CTLFireability-2024-09
[lola][I] time limit : 299 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 4/299 6/2000 MAPK-PT-00040-CTLFireability-2024-09 1301286 m, 260257 m/sec, 6365437 t fired, .
[lola][.]
[lola][.] Time elapsed: 10 secs. Pages in use: 13
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 9/299 14/2000 MAPK-PT-00040-CTLFireability-2024-09 3129972 m, 365737 m/sec, 15376915 t fired, .
[lola][.]
[lola][.] Time elapsed: 15 secs. Pages in use: 14
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 14/299 21/2000 MAPK-PT-00040-CTLFireability-2024-09 4946955 m, 363396 m/sec, 24394921 t fired, .
[lola][.]
[lola][.] Time elapsed: 20 secs. Pages in use: 21
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 19/299 29/2000 MAPK-PT-00040-CTLFireability-2024-09 6833047 m, 377218 m/sec, 33216094 t fired, .
[lola][.]
[lola][.] Time elapsed: 25 secs. Pages in use: 29
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 24/299 37/2000 MAPK-PT-00040-CTLFireability-2024-09 8727454 m, 378881 m/sec, 42059543 t fired, .
[lola][.]
[lola][.] Time elapsed: 30 secs. Pages in use: 37
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 29/299 44/2000 MAPK-PT-00040-CTLFireability-2024-09 10569176 m, 368344 m/sec, 50901546 t fired, .
[lola][.]
[lola][.] Time elapsed: 35 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 34/299 52/2000 MAPK-PT-00040-CTLFireability-2024-09 12384732 m, 363111 m/sec, 59554316 t fired, .
[lola][.]
[lola][.] Time elapsed: 40 secs. Pages in use: 52
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 39/299 59/2000 MAPK-PT-00040-CTLFireability-2024-09 14191693 m, 361392 m/sec, 68288220 t fired, .
[lola][.]
[lola][.] Time elapsed: 45 secs. Pages in use: 59
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 44/299 67/2000 MAPK-PT-00040-CTLFireability-2024-09 16042776 m, 370216 m/sec, 76959803 t fired, .
[lola][.]
[lola][.] Time elapsed: 50 secs. Pages in use: 67
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 49/299 75/2000 MAPK-PT-00040-CTLFireability-2024-09 17935920 m, 378628 m/sec, 85618044 t fired, .
[lola][.]
[lola][.] Time elapsed: 55 secs. Pages in use: 75
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 54/299 82/2000 MAPK-PT-00040-CTLFireability-2024-09 19728996 m, 358615 m/sec, 94211191 t fired, .
[lola][.]
[lola][.] Time elapsed: 60 secs. Pages in use: 82
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 59/299 90/2000 MAPK-PT-00040-CTLFireability-2024-09 21575457 m, 369292 m/sec, 102815277 t fired, .
[lola][.]
[lola][.] Time elapsed: 65 secs. Pages in use: 90
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 64/299 98/2000 MAPK-PT-00040-CTLFireability-2024-09 23405890 m, 366086 m/sec, 111443154 t fired, .
[lola][.]
[lola][.] Time elapsed: 70 secs. Pages in use: 98
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 69/299 105/2000 MAPK-PT-00040-CTLFireability-2024-09 25134737 m, 345769 m/sec, 119638282 t fired, .
[lola][.]
[lola][.] Time elapsed: 75 secs. Pages in use: 105
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 74/299 112/2000 MAPK-PT-00040-CTLFireability-2024-09 26930690 m, 359190 m/sec, 128026881 t fired, .
[lola][.]
[lola][.] Time elapsed: 80 secs. Pages in use: 112
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 79/299 119/2000 MAPK-PT-00040-CTLFireability-2024-09 28657888 m, 345439 m/sec, 137352052 t fired, .
[lola][.]
[lola][.] Time elapsed: 85 secs. Pages in use: 119
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 84/299 127/2000 MAPK-PT-00040-CTLFireability-2024-09 30471395 m, 362701 m/sec, 145841568 t fired, .
[lola][.]
[lola][.] Time elapsed: 90 secs. Pages in use: 127
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 89/299 135/2000 MAPK-PT-00040-CTLFireability-2024-09 32358477 m, 377416 m/sec, 154271447 t fired, .
[lola][.]
[lola][.] Time elapsed: 95 secs. Pages in use: 135
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 94/299 142/2000 MAPK-PT-00040-CTLFireability-2024-09 34098504 m, 348005 m/sec, 162703544 t fired, .
[lola][.]
[lola][.] Time elapsed: 100 secs. Pages in use: 142
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 99/299 149/2000 MAPK-PT-00040-CTLFireability-2024-09 35855223 m, 351343 m/sec, 171125107 t fired, .
[lola][.]
[lola][.] Time elapsed: 105 secs. Pages in use: 149
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 104/299 157/2000 MAPK-PT-00040-CTLFireability-2024-09 37653067 m, 359568 m/sec, 179248045 t fired, .
[lola][.]
[lola][.] Time elapsed: 110 secs. Pages in use: 157
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 109/299 164/2000 MAPK-PT-00040-CTLFireability-2024-09 39434288 m, 356244 m/sec, 187372162 t fired, .
[lola][.]
[lola][.] Time elapsed: 115 secs. Pages in use: 164
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 114/299 172/2000 MAPK-PT-00040-CTLFireability-2024-09 41264997 m, 366141 m/sec, 195728560 t fired, .
[lola][.]
[lola][.] Time elapsed: 120 secs. Pages in use: 172
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 119/299 179/2000 MAPK-PT-00040-CTLFireability-2024-09 43090904 m, 365181 m/sec, 204010273 t fired, .
[lola][.]
[lola][.] Time elapsed: 125 secs. Pages in use: 179
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 124/299 187/2000 MAPK-PT-00040-CTLFireability-2024-09 44884115 m, 358642 m/sec, 212310046 t fired, .
[lola][.]
[lola][.] Time elapsed: 130 secs. Pages in use: 187
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 129/299 194/2000 MAPK-PT-00040-CTLFireability-2024-09 46628342 m, 348845 m/sec, 220443285 t fired, .
[lola][.]
[lola][.] Time elapsed: 135 secs. Pages in use: 194
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 134/299 202/2000 MAPK-PT-00040-CTLFireability-2024-09 48474230 m, 369177 m/sec, 228834409 t fired, .
[lola][.]
[lola][.] Time elapsed: 140 secs. Pages in use: 202
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 139/299 209/2000 MAPK-PT-00040-CTLFireability-2024-09 50294456 m, 364045 m/sec, 237244767 t fired, .
[lola][.]
[lola][.] Time elapsed: 145 secs. Pages in use: 209
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 144/299 217/2000 MAPK-PT-00040-CTLFireability-2024-09 52109733 m, 363055 m/sec, 245458825 t fired, .
[lola][.]
[lola][.] Time elapsed: 150 secs. Pages in use: 217
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 149/299 224/2000 MAPK-PT-00040-CTLFireability-2024-09 53803301 m, 338713 m/sec, 253723109 t fired, .
[lola][.]
[lola][.] Time elapsed: 155 secs. Pages in use: 224
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 154/299 231/2000 MAPK-PT-00040-CTLFireability-2024-09 55542065 m, 347752 m/sec, 261972861 t fired, .
[lola][.]
[lola][.] Time elapsed: 160 secs. Pages in use: 231
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 159/299 239/2000 MAPK-PT-00040-CTLFireability-2024-09 57372966 m, 366180 m/sec, 270319251 t fired, .
[lola][.]
[lola][.] Time elapsed: 165 secs. Pages in use: 239
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 164/299 246/2000 MAPK-PT-00040-CTLFireability-2024-09 59140398 m, 353486 m/sec, 278390617 t fired, .
[lola][.]
[lola][.] Time elapsed: 170 secs. Pages in use: 246
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] MAPK-PT-00040-CTLFireability-2024-10: DISJ true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2024-11: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-13: CTL true CTL model checker
[lola][.] MAPK-PT-00040-CTLFireability-2023-14: CTL true CTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] MAPK-PT-00040-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-03: CONJ 0 1 0 0 5 0 0 2
[lola][.] MAPK-PT-00040-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-07: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-12: AGEF 0 1 0 0 3 0 0 0
[lola][.] MAPK-PT-00040-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 36 CTL EXCL 169/299 253/2000 MAPK-PT-00040-CTLFireability-2024-09 60809475 m, 333815 m/sec, 286390143 t fired, .
[lola][.]
[lola][.] Time elapsed: 175 secs. Pages in use: 253
[lola][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 403 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MAPK-PT-00040"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is MAPK-PT-00040, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614100426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MAPK-PT-00040.tgz
mv MAPK-PT-00040 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;