About the Execution of LoLA for LeafsetExtension-PT-S64C4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1504564.00 | 0.00 | 0.00 | ?TF??F?T?FF????F | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r225-tall-171649614000403.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is LeafsetExtension-PT-S64C4, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r225-tall-171649614000403
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.3K May 19 07:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K May 19 07:22 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 13:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 12 13:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 13:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 6 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 14M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-00
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-01
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-02
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-03
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-04
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-05
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-06
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-07
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-08
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-09
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-10
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-11
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-12
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-13
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-14
FORMULA_NAME LeafsetExtension-PT-S64C4-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717071596260
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA LeafsetExtension-PT-S64C4-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717073100824
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 7 LeafsetExtension-PT-S64C4-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/SRCH) for 10 LeafsetExtension-PT-S64C4-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 LeafsetExtension-PT-S64C4-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for LeafsetExtension-PT-S64C4-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 LeafsetExtension-PT-S64C4-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for LeafsetExtension-PT-S64C4-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/SRCH) for 19 LeafsetExtension-PT-S64C4-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C4-LTLCardinality-01 stopped (result already fixed).
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C4-LTLCardinality-02 stopped (result already fixed).
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C4-LTLCardinality-05 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 25 LeafsetExtension-PT-S64C4-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 34 LeafsetExtension-PT-S64C4-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for LeafsetExtension-PT-S64C4-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 35
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 LeafsetExtension-PT-S64C4-LTLCardinality-04
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 3/345 1/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 7117 m, 1423 m/sec, 10556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 8/345 2/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 19428 m, 2462 m/sec, 28490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 13/345 3/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 28332 m, 1780 m/sec, 41533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 18/345 4/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 38881 m, 2109 m/sec, 56922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 37 LeafsetExtension-PT-S64C4-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for LeafsetExtension-PT-S64C4-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 23/345 5/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 51455 m, 2514 m/sec, 75666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 0 LeafsetExtension-PT-S64C4-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for LeafsetExtension-PT-S64C4-LTLCardinality-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 28/345 6/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 66710 m, 3051 m/sec, 97894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 33/345 8/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 86070 m, 3872 m/sec, 126214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 38/345 10/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 106463 m, 4078 m/sec, 156364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 43/345 11/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 120560 m, 2819 m/sec, 177320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 48/345 12/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 134662 m, 2820 m/sec, 198197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C4-LTLCardinality-10 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 53/345 14/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 157166 m, 4500 m/sec, 231558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] planning for LeafsetExtension-PT-S64C4-LTLCardinality-07 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 58/345 15/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 186560 m, 5878 m/sec, 275114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 63/345 18/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 215337 m, 5755 m/sec, 317099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 68/345 20/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 244816 m, 5895 m/sec, 359765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 73/345 23/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 277053 m, 6447 m/sec, 406820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 78/345 26/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 309859 m, 6561 m/sec, 455452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 83/345 28/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 338818 m, 5791 m/sec, 498341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 88/345 30/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 369198 m, 6076 m/sec, 543404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 93/345 32/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 403774 m, 6915 m/sec, 594602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 98/345 35/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 434587 m, 6162 m/sec, 640219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 103/345 37/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 465616 m, 6205 m/sec, 686169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 108/345 40/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 502828 m, 7442 m/sec, 741419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 113/345 42/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 534522 m, 6338 m/sec, 788317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 118/345 45/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 565878 m, 6271 m/sec, 834763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 123/345 47/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 597542 m, 6332 m/sec, 881525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 128/345 49/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 628555 m, 6202 m/sec, 927380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 133/345 51/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 659995 m, 6288 m/sec, 973968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 138/345 53/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 691452 m, 6291 m/sec, 1020514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 143/345 55/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 724424 m, 6594 m/sec, 1070020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 148/345 59/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 760777 m, 7270 m/sec, 1126052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 153/345 61/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 792524 m, 6349 m/sec, 1173863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 158/345 64/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 825069 m, 6509 m/sec, 1222021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 163/345 68/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 866231 m, 8232 m/sec, 1283061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 168/345 71/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 904799 m, 7713 m/sec, 1340068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 173/345 75/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 944741 m, 7988 m/sec, 1399124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 178/345 78/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 983561 m, 7764 m/sec, 1456635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 183/345 81/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1021003 m, 7488 m/sec, 1512205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 188/345 84/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1053123 m, 6424 m/sec, 1559468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 193/345 87/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1092203 m, 7816 m/sec, 1617412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 198/345 90/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1125728 m, 6705 m/sec, 1667054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 203/345 92/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1157548 m, 6364 m/sec, 1714230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 208/345 95/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1198958 m, 8282 m/sec, 1775542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 213/345 98/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1232709 m, 6750 m/sec, 1825570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 218/345 100/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1265329 m, 6524 m/sec, 1873927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 223/345 104/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1306712 m, 8276 m/sec, 1935214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 228/345 107/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1345332 m, 7724 m/sec, 1992381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 233/345 110/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1379358 m, 6805 m/sec, 2042534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 238/345 113/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1413423 m, 6813 m/sec, 2092995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 243/345 116/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1452698 m, 7855 m/sec, 2151203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 248/345 119/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1485994 m, 6659 m/sec, 2200492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 253/345 121/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1520265 m, 6854 m/sec, 2251318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 258/345 125/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1558006 m, 7548 m/sec, 2307205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 263/345 127/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1587937 m, 5986 m/sec, 2351434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 268/345 130/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1624816 m, 7375 m/sec, 2405973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 273/345 133/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1659852 m, 7007 m/sec, 2457910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 278/345 134/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1690449 m, 6119 m/sec, 2503230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 283/345 137/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1729318 m, 7773 m/sec, 2560745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 288/345 140/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1765627 m, 7261 m/sec, 2614597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 293/345 142/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1797996 m, 6473 m/sec, 2662606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 298/345 146/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1835707 m, 7542 m/sec, 2718457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 303/345 148/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1868867 m, 6632 m/sec, 2767470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 308/345 150/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1898955 m, 6017 m/sec, 2811955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 313/345 153/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1931193 m, 6447 m/sec, 2859754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 318/345 155/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 1966618 m, 7085 m/sec, 2912134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 323/345 159/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 2005227 m, 7721 m/sec, 2969368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 328/345 162/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 2046601 m, 8274 m/sec, 3030654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 333/345 166/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 2085283 m, 7736 m/sec, 3088045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 338/345 168/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 2117818 m, 6507 m/sec, 3136144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 343/345 168/2000 LeafsetExtension-PT-S64C4-LTLCardinality-04 2148564 m, 6149 m/sec, 3181717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 LeafsetExtension-PT-S64C4-LTLCardinality-14
[[35mlola[0m][I] time limit : 345 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 LeafsetExtension-PT-S64C4-LTLCardinality-04
[[35mlola[0m][I] time limit : 3108 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/345 4/5 LeafsetExtension-PT-S64C4-LTLCardinality-04 44387 m, -420835 m/sec, 64979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-11: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 LeafsetExtension-PT-S64C4-LTLCardinality-13
[[35mlola[0m][I] time limit : 387 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 0 LeafsetExtension-PT-S64C4-LTLCardinality-00
[[35mlola[0m][I] time limit : 442 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 37 LeafsetExtension-PT-S64C4-LTLCardinality-11
[[35mlola[0m][I] time limit : 516 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 LeafsetExtension-PT-S64C4-LTLCardinality-06
[[35mlola[0m][I] time limit : 619 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/619 4/2000 LeafsetExtension-PT-S64C4-LTLCardinality-06 44108 m, 8821 m/sec, 64593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/619 7/2000 LeafsetExtension-PT-S64C4-LTLCardinality-06 81053 m, 7389 m/sec, 118530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85488
[[35mlola[0m][I] fired transitions : 125129
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 LeafsetExtension-PT-S64C4-LTLCardinality-03
[[35mlola[0m][I] time limit : 771 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 4/771 3/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 33652 m, 6730 m/sec, 49262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 9/771 7/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 74632 m, 8196 m/sec, 109321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 14/771 10/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 109958 m, 7065 m/sec, 161312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 19/771 13/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 142820 m, 6572 m/sec, 209995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 24/771 15/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 175460 m, 6528 m/sec, 258254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 29/771 17/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 208534 m, 6614 m/sec, 307003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 34/771 20/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 240151 m, 6323 m/sec, 352573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 39/771 23/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 274162 m, 6802 m/sec, 402139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 44/771 26/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 310646 m, 7296 m/sec, 456116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 49/771 28/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 341045 m, 6079 m/sec, 501114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 54/771 30/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 372602 m, 6311 m/sec, 547829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 59/771 33/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 407990 m, 7077 m/sec, 600113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 64/771 35/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 439002 m, 6202 m/sec, 646017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 69/771 37/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 470340 m, 6267 m/sec, 692314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 74/771 41/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 509718 m, 7875 m/sec, 750675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 79/771 43/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 541588 m, 6374 m/sec, 797823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 84/771 45/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 572725 m, 6227 m/sec, 843891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 89/771 48/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 603754 m, 6205 m/sec, 889699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 94/771 49/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 634385 m, 6126 m/sec, 934995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 99/771 51/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 665549 m, 6232 m/sec, 981053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 104/771 53/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 697026 m, 6295 m/sec, 1027613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 109/771 56/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 729967 m, 6588 m/sec, 1077157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 114/771 59/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 764858 m, 6978 m/sec, 1130632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 119/771 61/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 794830 m, 5994 m/sec, 1175976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 124/771 64/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 825818 m, 6197 m/sec, 1221805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 129/771 67/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 864858 m, 7808 m/sec, 1279538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 134/771 71/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 901837 m, 7395 m/sec, 1334366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 139/771 74/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 937921 m, 7216 m/sec, 1387464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 144/771 77/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 973166 m, 7049 m/sec, 1439494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 149/771 80/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1010635 m, 7493 m/sec, 1495082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 154/771 83/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1041995 m, 6272 m/sec, 1541438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 159/771 85/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1074474 m, 6495 m/sec, 1589346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 164/771 88/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1111137 m, 7332 m/sec, 1643594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 169/771 91/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1141175 m, 6007 m/sec, 1688049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 174/771 93/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1172014 m, 6167 m/sec, 1733697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 179/771 96/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1211792 m, 7955 m/sec, 1792503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 184/771 98/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1241897 m, 6021 m/sec, 1837118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 189/771 100/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1272519 m, 6124 m/sec, 1882340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 194/771 104/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1310878 m, 7671 m/sec, 1939149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 199/771 107/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1347570 m, 7338 m/sec, 1993503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 204/771 110/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1379347 m, 6355 m/sec, 2040299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 209/771 112/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1410653 m, 6261 m/sec, 2086603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 214/771 116/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1447822 m, 7433 m/sec, 2141514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 219/771 118/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1479637 m, 6363 m/sec, 2188699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 224/771 120/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1510548 m, 6182 m/sec, 2234373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 229/771 124/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1546324 m, 7155 m/sec, 2287282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 234/771 126/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1578006 m, 6336 m/sec, 2334249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 239/771 128/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1606738 m, 5746 m/sec, 2376445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 244/771 132/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1644773 m, 7607 m/sec, 2432831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 249/771 134/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1677106 m, 6466 m/sec, 2480688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 254/771 135/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1707185 m, 6015 m/sec, 2525170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 259/771 138/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1746625 m, 7888 m/sec, 2583470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 264/771 141/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1781127 m, 6900 m/sec, 2634643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 269/771 143/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1812424 m, 6259 m/sec, 2680950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 274/771 147/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1850843 m, 7683 m/sec, 2737725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 279/771 149/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1882196 m, 6270 m/sec, 2784066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 284/771 151/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1910365 m, 5633 m/sec, 2825511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 289/771 153/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1941118 m, 6150 m/sec, 2871140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 294/771 156/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 1974119 m, 6600 m/sec, 2919997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 299/771 159/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2011343 m, 7444 m/sec, 2975045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 304/771 163/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2053828 m, 8497 m/sec, 3037842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 309/771 166/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2092762 m, 7786 m/sec, 3095528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 314/771 168/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2125188 m, 6485 m/sec, 3143528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 319/771 169/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2153960 m, 5754 m/sec, 3186075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 324/771 172/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2191854 m, 7578 m/sec, 3242158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 329/771 174/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2224865 m, 6602 m/sec, 3290857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 334/771 175/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2254845 m, 5996 m/sec, 3335228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 339/771 178/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2284963 m, 6023 m/sec, 3379732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 344/771 180/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2314696 m, 5946 m/sec, 3423819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 349/771 182/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2345623 m, 6185 m/sec, 3469535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 354/771 185/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2377550 m, 6385 m/sec, 3516770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 359/771 187/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2412100 m, 6910 m/sec, 3567869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 364/771 190/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2442575 m, 6095 m/sec, 3612930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 369/771 192/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2473196 m, 6124 m/sec, 3658341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 374/771 195/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2511223 m, 7605 m/sec, 3714579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 379/771 196/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2540578 m, 5871 m/sec, 3757990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 384/771 197/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2569861 m, 5856 m/sec, 3801302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 389/771 201/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2610962 m, 8220 m/sec, 3861862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 394/771 204/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2647759 m, 7359 m/sec, 3916414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 399/771 208/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2685501 m, 7548 m/sec, 3972337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 404/771 211/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2719749 m, 6849 m/sec, 4022991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 409/771 212/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2749275 m, 5905 m/sec, 4066680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 414/771 213/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2778856 m, 5916 m/sec, 4110448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 419/771 216/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2809552 m, 6139 m/sec, 4155822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 424/771 217/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2837843 m, 5658 m/sec, 4197740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 429/771 219/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2867209 m, 5873 m/sec, 4241187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 434/771 222/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2900169 m, 6592 m/sec, 4289915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 439/771 224/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2930656 m, 6097 m/sec, 4335091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 444/771 226/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2959305 m, 5729 m/sec, 4377180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 449/771 228/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 2989651 m, 6069 m/sec, 4422154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 454/771 230/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3020310 m, 6131 m/sec, 4467543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 459/771 234/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3059637 m, 7865 m/sec, 4525760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 464/771 236/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3089990 m, 6070 m/sec, 4570602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 469/771 238/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3118627 m, 5727 m/sec, 4612999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 474/771 240/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3149284 m, 6131 m/sec, 4658309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 479/771 242/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3178677 m, 5878 m/sec, 4704442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 484/771 244/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3204133 m, 5091 m/sec, 4749068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 489/771 247/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3232403 m, 5654 m/sec, 4798709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 494/771 250/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3271565 m, 7832 m/sec, 4866884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 499/771 253/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3300196 m, 5726 m/sec, 4916091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 504/771 255/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3327961 m, 5553 m/sec, 4965506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 509/771 257/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3356492 m, 5706 m/sec, 5014818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 514/771 260/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3390025 m, 6706 m/sec, 5073333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 519/771 263/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3423987 m, 6792 m/sec, 5133601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 524/771 266/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3458135 m, 6829 m/sec, 5191684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 529/771 268/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3486222 m, 5617 m/sec, 5240664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 534/771 270/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3513472 m, 5450 m/sec, 5288680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 539/771 272/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3537375 m, 4780 m/sec, 5331703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 544/771 274/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3565605 m, 5646 m/sec, 5380520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 549/771 277/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3598831 m, 6645 m/sec, 5438263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 554/771 280/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3630304 m, 6294 m/sec, 5493819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 767
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 559/771 282/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3656592 m, 5257 m/sec, 5540524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 564/771 284/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3686111 m, 5903 m/sec, 5592174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 569/771 288/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3728227 m, 8423 m/sec, 5653912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 574/771 291/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3771343 m, 8623 m/sec, 5715267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 791
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 579/771 295/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3812655 m, 8262 m/sec, 5776024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 584/771 298/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3852742 m, 8017 m/sec, 5835897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 804
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 589/771 301/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3893146 m, 8080 m/sec, 5896137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 810
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 594/771 305/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3934440 m, 8258 m/sec, 5957799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 818
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 599/771 308/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 3976110 m, 8334 m/sec, 6019986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 825
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 604/771 311/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4016299 m, 8037 m/sec, 6080070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 831
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 609/771 315/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4057543 m, 8248 m/sec, 6141575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 614/771 317/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4096855 m, 7862 m/sec, 6200314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 843
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 619/771 320/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4136086 m, 7846 m/sec, 6258869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 849
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 624/771 323/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4175512 m, 7885 m/sec, 6317705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 855
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 629/771 326/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4215508 m, 7999 m/sec, 6377545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 861
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 634/771 328/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4254276 m, 7753 m/sec, 6435327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 866
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 639/771 331/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4293815 m, 7907 m/sec, 6494451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 872
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 644/771 334/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4335874 m, 8411 m/sec, 6557184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 879
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 649/771 338/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4376356 m, 8096 m/sec, 6617719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 887
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 654/771 341/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4416673 m, 8063 m/sec, 6677902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 893
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 659/771 345/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4458560 m, 8377 m/sec, 6740356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 900
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 664/771 349/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4499706 m, 8229 m/sec, 6801779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 908
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 669/771 352/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4542066 m, 8472 m/sec, 6865065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 914
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 674/771 356/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4583204 m, 8227 m/sec, 6926543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 921
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 679/771 359/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4622215 m, 7802 m/sec, 6984757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 927
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 684/771 363/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4664011 m, 8359 m/sec, 7047161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 934
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 689/771 365/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4702757 m, 7749 m/sec, 7104966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 938
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 694/771 366/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4741112 m, 7671 m/sec, 7162335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 942
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 699/771 369/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4779950 m, 7767 m/sec, 7220359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 947
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 704/771 373/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4822852 m, 8580 m/sec, 7284401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 954
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 709/771 377/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4864349 m, 8299 m/sec, 7346362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 961
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 714/771 380/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4904002 m, 7930 m/sec, 7405552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 967
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 719/771 384/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4945218 m, 8243 m/sec, 7467040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 975
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 724/771 387/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 4985365 m, 8029 m/sec, 7526892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 982
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 729/771 390/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5026369 m, 8200 m/sec, 7588146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 989
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 734/771 394/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5065636 m, 7853 m/sec, 7646847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 996
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 739/771 397/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5104262 m, 7725 m/sec, 7704475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 1002
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 744/771 400/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5145190 m, 8185 m/sec, 7765562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 1007
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 749/771 401/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5183122 m, 7586 m/sec, 7822249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 1011
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 754/771 405/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5222438 m, 7863 m/sec, 7880861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 1017
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 759/771 408/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5261642 m, 7840 m/sec, 7939537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 1023
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 764/771 411/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5302974 m, 8266 m/sec, 8001281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 1028
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 769/771 414/2000 LeafsetExtension-PT-S64C4-LTLCardinality-03 5340453 m, 7495 m/sec, 8057284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 1034
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 1040
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 LeafsetExtension-PT-S64C4-LTLCardinality-00
[[35mlola[0m][I] time limit : 771 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 LeafsetExtension-PT-S64C4-LTLCardinality-03
[[35mlola[0m][I] time limit : 2313 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 5/771 4/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 45358 m, 9071 m/sec, 66479 t fired, .
[[35mlola[0m][.] 14 LTL EXCL 5/2313 4/5 LeafsetExtension-PT-S64C4-LTLCardinality-03 46580 m, -1058774 m/sec, 68227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 1051
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for LeafsetExtension-PT-S64C4-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 10/771 7/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 83642 m, 7656 m/sec, 122428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 1054
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 15/771 11/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 121311 m, 7533 m/sec, 178094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 1060
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 20/771 14/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 156153 m, 6968 m/sec, 229696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 1067
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 25/771 16/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 191097 m, 6988 m/sec, 281410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 1072
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 30/771 19/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 226046 m, 6989 m/sec, 332191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 1078
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 35/771 21/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 259293 m, 6649 m/sec, 380055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 1083
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 40/771 25/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 298537 m, 7848 m/sec, 438165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 1089
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 45/771 27/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 332099 m, 6712 m/sec, 487893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 1094
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 50/771 29/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 365633 m, 6706 m/sec, 537451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 1099
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 55/771 32/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 402976 m, 7468 m/sec, 592741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 1105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 60/771 35/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 436289 m, 6662 m/sec, 641997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 1109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 65/771 37/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 469271 m, 6596 m/sec, 690765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 1114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 70/771 40/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 508975 m, 7940 m/sec, 749586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 1121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 75/771 43/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 542431 m, 6691 m/sec, 799028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 1127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 80/771 45/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 575636 m, 6641 m/sec, 848325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 1132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 85/771 48/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 608856 m, 6644 m/sec, 897173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 1138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 90/771 50/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 641812 m, 6591 m/sec, 945934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 1144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 95/771 52/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 673552 m, 6348 m/sec, 992905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 1149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 100/771 54/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 707072 m, 6704 m/sec, 1042433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 1154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 105/771 57/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 743566 m, 7298 m/sec, 1098086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 1160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 110/771 60/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 777113 m, 6709 m/sec, 1149567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 1166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 115/771 62/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 806495 m, 5876 m/sec, 1193107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 1170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 120/771 65/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 841075 m, 6916 m/sec, 1244354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 1175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 125/771 68/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 878122 m, 7409 m/sec, 1299131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 1180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 130/771 72/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 915793 m, 7534 m/sec, 1354634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 1187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 135/771 75/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 953982 m, 7637 m/sec, 1411155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 1194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 140/771 78/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 989250 m, 7053 m/sec, 1463395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 1201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 146/771 81/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 1020337 m, 6217 m/sec, 1509374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 1206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 152/771 82/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 1034092 m, 2751 m/sec, 1529754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 1208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 158/771 82/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 1035144 m, 210 m/sec, 1531317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 1209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-02: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-10: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mLeafsetExtension-PT-S64C4-LTLCardinality-14: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mLeafsetExtension-PT-S64C4-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-00: CONJ 0 0 1 0 4 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] LeafsetExtension-PT-S64C4-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 5 LTL EXCL 191/771 82/2000 LeafsetExtension-PT-S64C4-LTLCardinality-00 1037638 m, 498 m/sec, 1534958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 1209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S64C4"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is LeafsetExtension-PT-S64C4, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r225-tall-171649614000403"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S64C4.tgz
mv LeafsetExtension-PT-S64C4 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;